[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20190523001502.20105-1-festevam@gmail.com>
Date: Wed, 22 May 2019 21:15:02 -0300
From: Fabio Estevam <festevam@...il.com>
To: srinivas.kandagatla@...aro.org
Cc: linux-kernel@...r.kernel.org, shawnguo@...nel.org,
linux-imx@....com, kernel@...gutronix.de,
Fabio Estevam <festevam@...il.com>
Subject: [PATCH] nvmem: Broaden the selection of NVMEM_SNVS_LPGPR
The SNVS LPGR IP block is also found on other i.MX SoCs that
are not covered by the current SOC_IMX6 || SOC_IMX7D logic.
One example is the i.MX7ULP.
To avoid keep expanding the SoC logic selection, make it broader
by using the more generic ARCH_MXC symbol instead.
Signed-off-by: Fabio Estevam <festevam@...il.com>
---
drivers/nvmem/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/nvmem/Kconfig b/drivers/nvmem/Kconfig
index afa4335e0a20..700c262a117c 100644
--- a/drivers/nvmem/Kconfig
+++ b/drivers/nvmem/Kconfig
@@ -188,7 +188,7 @@ config MESON_MX_EFUSE
config NVMEM_SNVS_LPGPR
tristate "Support for Low Power General Purpose Register"
- depends on SOC_IMX6 || SOC_IMX7D || COMPILE_TEST
+ depends on ARCH_MXC || COMPILE_TEST
help
This is a driver for Low Power General Purpose Register (LPGPR) available on
i.MX6 and i.MX7 SoCs in Secure Non-Volatile Storage (SNVS) of this chip.
--
2.17.1
Powered by blists - more mailing lists