[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20190527085541.5294-1-eric.auger@redhat.com>
Date: Mon, 27 May 2019 10:55:33 +0200
From: Eric Auger <eric.auger@...hat.com>
To: eric.auger.pro@...il.com, eric.auger@...hat.com, joro@...tes.org,
iommu@...ts.linux-foundation.org, linux-kernel@...r.kernel.org,
dwmw2@...radead.org, lorenzo.pieralisi@....com,
robin.murphy@....com, will.deacon@....com, hanjun.guo@...aro.org,
sudeep.holla@....com
Cc: alex.williamson@...hat.com, shameerali.kolothum.thodi@...wei.com
Subject: [PATCH v4 0/8] RMRR related fixes and enhancements
Currently the Intel reserved region is attached to the
RMRR unit and when building the list of RMRR seen by a device
we link this unique reserved region without taking care of
potential multiple usage of this reserved region by several devices.
Also while reading the vtd spec it is unclear to me whether
the RMRR device scope referenced by an RMRR ACPI struct could
be a PCI-PCI bridge, in which case I think we also need to
check the device belongs to the PCI sub-hierarchy of the device
referenced in the scope. This would be true for device_has_rmrr()
and intel_iommu_get_resv_regions().
Last, the VFIO subsystem would need to compute the usable IOVA range
by querying the iommu_get_group_resv_regions() API. This would allow,
for instance, to report potential conflicts between the guest physical
address space and host reserved regions.
However iommu_get_group_resv_regions() currently fails to differentiate
RMRRs that are known safe for device assignment and RMRRs that must be
enforced. So we introduce a new reserved memory region type (relaxable),
reported when associated to an USB or GFX device. The last 2 patches aim
at unblocking [1] which is stuck since 4.18.
[1-6] are fixes
[7-8] are enhancements
The two parts can be considered separately if needed.
References:
[1] [PATCH v6 0/7] vfio/type1: Add support for valid iova list management
https://patchwork.kernel.org/patch/10425309/
Branch: This series is available at:
https://github.com/eauger/linux/tree/v5.2-rc2-rmrr-v4
History:
v3 -> v4:
- added "iommu: Fix a leak in iommu_insert_resv_region"
- introduced device_rmrr_is_relaxable and fixed to_pci_dev call
without checking dev_is_pci
- Despite Robin suggested to hide direct relaxable behind direct
ones, I think this would lead to a very complex implementation
of iommu_insert_resv_region while in general the relaxable
regions are going to be ignored by the caller. By the way I
found a leak in this function, hence the new first patch
v2 -> v3:
s/||/&& in iommu_group_create_direct_mappings
v1 -> v2:
- introduce is_downstream_to_pci_bridge() in a separate patch, change param
names and add kerneldoc comment
- add 6,7
Eric Auger (8):
iommu: Fix a leak in iommu_insert_resv_region
iommu: Pass a GFP flag parameter to iommu_alloc_resv_region()
iommu/vt-d: Duplicate iommu_resv_region objects per device list
iommu/vt-d: Introduce is_downstream_to_pci_bridge helper
iommu/vt-d: Handle RMRR with PCI bridge device scopes
iommu/vt-d: Handle PCI bridge RMRR device scopes in
intel_iommu_get_resv_regions
iommu: Introduce IOMMU_RESV_DIRECT_RELAXABLE reserved memory regions
iommu/vt-d: Differentiate relaxable and non relaxable RMRRs
.../ABI/testing/sysfs-kernel-iommu_groups | 9 ++
drivers/acpi/arm64/iort.c | 3 +-
drivers/iommu/amd_iommu.c | 7 +-
drivers/iommu/arm-smmu-v3.c | 2 +-
drivers/iommu/arm-smmu.c | 2 +-
drivers/iommu/intel-iommu.c | 127 ++++++++++++------
drivers/iommu/iommu.c | 27 ++--
include/linux/iommu.h | 8 +-
8 files changed, 128 insertions(+), 57 deletions(-)
--
2.20.1
Powered by blists - more mailing lists