lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 3 Jun 2019 17:00:15 +0100 From: Catalin Marinas <catalin.marinas@....com> To: Anshuman Khandual <anshuman.khandual@....com> Cc: linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, Will Deacon <will.deacon@....com>, Steve Capper <steve.capper@....com>, Suzuki Poulose <suzuki.poulose@....com>, James Morse <james.morse@....com> Subject: Re: [PATCH] arm64/mm: Move PTE_VALID from SW defined to HW page table entry definitions On Tue, May 21, 2019 at 09:36:27AM +0530, Anshuman Khandual wrote: > PTE_VALID signifies that the last level page table entry is valid and it is > MMU recognized while walking the page table. This is not a software defined > PTE bit and should not be listed like one. Just move it to appropriate > header file. > > Signed-off-by: Anshuman Khandual <anshuman.khandual@....com> > Cc: Catalin Marinas <catalin.marinas@....com> > Cc: Will Deacon <will.deacon@....com> > Cc: Steve Capper <steve.capper@....com> > Cc: Suzuki Poulose <suzuki.poulose@....com> > Cc: James Morse <james.morse@....com> Queued for 5.3. Thanks. -- Catalin
Powered by blists - more mailing lists