[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1560160772-210844-4-git-send-email-john.garry@huawei.com>
Date: Mon, 10 Jun 2019 17:59:30 +0800
From: John Garry <john.garry@...wei.com>
To: <peterz@...radead.org>, <mingo@...hat.com>, <acme@...nel.org>,
<alexander.shishkin@...ux.intel.com>, <jolsa@...hat.com>,
<namhyung@...nel.org>, <tmricht@...ux.ibm.com>,
<brueckner@...ux.ibm.com>, <kan.liang@...ux.intel.com>,
<ben@...adent.org.uk>, <mathieu.poirier@...aro.org>,
<mark.rutland@....com>, <will.deacon@....com>
CC: <linux-kernel@...r.kernel.org>, <linuxarm@...wei.com>,
<linux-arm-kernel@...ts.infradead.org>,
<zhangshaokun@...ilicon.com>, <ak@...ux.intel.com>,
John Garry <john.garry@...wei.com>
Subject: [PATCH 3/5] perf jevents: Add support for Hisi hip08 DDRC PMU aliasing
Add support for Hisi hip08 DDRC PMU event aliasing. We can now do
something like this:
$perf list
[snip]
uncore ddrc:
uncore_hisi_sccl_ddrc.act_cmd
[DDRC active commands. Unit: hisi_sccl,ddrc]
uncore_hisi_sccl_ddrc.flux_rcmd
[DDRC read commands. Unit: hisi_sccl,ddrc]
uncore_hisi_sccl_ddrc.flux_wcmd
[DDRC write commands. Unit: hisi_sccl,ddrc]
uncore_hisi_sccl_ddrc.flux_wr
[DDRC precharge commands. Unit: hisi_sccl,ddrc]
uncore_hisi_sccl_ddrc.rnk_chg
[DDRC rank commands. Unit: hisi_sccl,ddrc]
uncore_hisi_sccl_ddrc.rw_chg
[DDRC read and write changes. Unit: hisi_sccl,ddrc]
$sudo ./perf stat -e uncore_hisi_sccl_ddrc.flux_rcmd --no-merge sleep 1
Performance counter stats for 'system wide':
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl1_ddrc0]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl3_ddrc1]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl1_ddrc3]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl1_ddrc1]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl3_ddrc2]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl3_ddrc0]
25,722 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl1_ddrc2]
0 uncore_hisi_sccl_ddrc.flux_rcmd [hisi_sccl3_ddrc3]
1.001344685 seconds time elapsed
The kernel driver is in drivers/perf/hisilicon/hisi_uncore_ddrc_pmu.c
Signed-off-by: John Garry <john.garry@...wei.com>
---
.../arm64/hisilicon/hip08/uncore-ddrc.json | 44 +++++++++++++++++++
tools/perf/pmu-events/jevents.c | 1 +
2 files changed, 45 insertions(+)
create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
new file mode 100644
index 000000000000..901b1fe65629
--- /dev/null
+++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
@@ -0,0 +1,44 @@
+[
+ {
+ "EventCode": "0x02",
+ "EventName": "uncore_hisi_sccl_ddrc.flux_wcmd",
+ "BriefDescription": "DDRC write commands",
+ "PublicDescription": "DDRC write commands",
+ "Unit": "hisi_sccl,ddrc",
+ },
+ {
+ "EventCode": "0x03",
+ "EventName": "uncore_hisi_sccl_ddrc.flux_rcmd",
+ "BriefDescription": "DDRC read commands",
+ "PublicDescription": "DDRC read commands",
+ "Unit": "hisi_sccl,ddrc",
+ },
+ {
+ "EventCode": "0x04",
+ "EventName": "uncore_hisi_sccl_ddrc.flux_wr",
+ "BriefDescription": "DDRC precharge commands",
+ "PublicDescription": "DDRC precharge commands",
+ "Unit": "hisi_sccl,ddrc",
+ },
+ {
+ "EventCode": "0x05",
+ "EventName": "uncore_hisi_sccl_ddrc.act_cmd",
+ "BriefDescription": "DDRC active commands",
+ "PublicDescription": "DDRC active commands",
+ "Unit": "hisi_sccl,ddrc",
+ },
+ {
+ "EventCode": "0x06",
+ "EventName": "uncore_hisi_sccl_ddrc.rnk_chg",
+ "BriefDescription": "DDRC rank commands",
+ "PublicDescription": "DDRC rank commands",
+ "Unit": "hisi_sccl,ddrc",
+ },
+ {
+ "EventCode": "0x07",
+ "EventName": "uncore_hisi_sccl_ddrc.rw_chg",
+ "BriefDescription": "DDRC read and write changes",
+ "PublicDescription": "DDRC read and write changes",
+ "Unit": "hisi_sccl,ddrc",
+ },
+]
diff --git a/tools/perf/pmu-events/jevents.c b/tools/perf/pmu-events/jevents.c
index 58f77fd0f59f..cf9a60333554 100644
--- a/tools/perf/pmu-events/jevents.c
+++ b/tools/perf/pmu-events/jevents.c
@@ -236,6 +236,7 @@ static struct map {
{ "CPU-M-CF", "cpum_cf" },
{ "CPU-M-SF", "cpum_sf" },
{ "UPI LL", "uncore_upi" },
+ { "hisi_sccl,ddrc", "hisi_sccl,ddrc" },
{}
};
--
2.17.1
Powered by blists - more mailing lists