[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1560928518-243100-2-git-send-email-jiping.ma2@windriver.com>
Date: Wed, 19 Jun 2019 15:15:18 +0800
From: Jiping Ma <jiping.ma2@...driver.com>
To: <jbaron@...mai.com>
CC: <linux-edac@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<mchehab@...nel.org>, <bp@...en8.de>, <jiping.ma2@...driver.com>
Subject: [PATCH] EDAC, ie31200: Add Intel Corporation 3rd Gen Core processor
3rd Gen Core seems to work just like Skylake.
Signed-off-by: Jiping Ma <jiping.ma2@...driver.com>
---
drivers/edac/ie31200_edac.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/edac/ie31200_edac.c b/drivers/edac/ie31200_edac.c
index aac9b9b..1445336 100644
--- a/drivers/edac/ie31200_edac.c
+++ b/drivers/edac/ie31200_edac.c
@@ -19,6 +19,7 @@
* 0c08: Xeon E3-1200 v3 Processor DRAM Controller
* 1918: Xeon E3-1200 v5 Skylake Host Bridge/DRAM Registers
* 5918: Xeon E3-1200 Xeon E3-1200 v6/7th Gen Core Processor Host Bridge/DRAM Registers
+ * 0154: 3rd Gen Core processor DRAM Controller
*
* Based on Intel specification:
* http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e3-1200v3-vol-2-datasheet.pdf
@@ -59,6 +60,7 @@
#define PCI_DEVICE_ID_INTEL_IE31200_HB_7 0x0c08
#define PCI_DEVICE_ID_INTEL_IE31200_HB_8 0x1918
#define PCI_DEVICE_ID_INTEL_IE31200_HB_9 0x5918
+#define PCI_DEVICE_ID_INTEL_IE31200_HB_10 0x0154
#define IE31200_DIMMS 4
#define IE31200_RANKS 8
@@ -569,6 +571,9 @@ static void ie31200_remove_one(struct pci_dev *pdev)
PCI_VEND_DEV(INTEL, IE31200_HB_9), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
IE31200},
{
+ PCI_VEND_DEV(INTEL, IE31200_HB_10), PCI_ANY_ID, PCI_ANY_ID, 0, 0
+ , IE31200},
+ {
0,
} /* 0 terminated list. */
};
--
1.9.1
Powered by blists - more mailing lists