lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 19 Jun 2019 20:41:06 -0700 From: Kevin Hilman <khilman@...libre.com> To: Martin Blumenstingl <martin.blumenstingl@...glemail.com>, linux-amlogic@...ts.infradead.org Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, narmstrong@...libre.com, Martin Blumenstingl <martin.blumenstingl@...glemail.com> Subject: Re: [PATCH v2 0/2] arm64: dts: g12a/g12b: add the Ethernet PHY GPIO IRQs Martin Blumenstingl <martin.blumenstingl@...glemail.com> writes: > Avoid polling of the PHY status by passing the Ethernet PHY's GPIO > interrupt line to the PHY node. > > I tested this successfully on my X96 Max, but I don't have an Odroid-N2 > to test it there. The reset and interrupt GPIO part of the schematics > seems to be identical for both boards (and probably other "reference > design" based boards as well). > > This depends on my other series "Ethernet PHY reset GPIO updates for > Amlogic SoCs" from [0] > > > Changes since v1 at [1]: > - added Neil's Tested/Acked-by (thank you!) > - rebased on top of v3 of my other series > - updated cover-letter since the GPIO interrupt controller support > is now merged so it's not a dependency anymore Queued for v5.3, Thanks, Kevin
Powered by blists - more mailing lists