[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ff99f1b5-7a04-a11a-7bbc-1a6a68908113@codeaurora.org>
Date: Thu, 20 Jun 2019 21:40:13 +0530
From: Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>
To: Suzuki K Poulose <suzuki.poulose@....com>,
mathieu.poirier@...aro.org, leo.yan@...aro.org,
alexander.shishkin@...ux.intel.com, david.brown@...aro.org,
mark.rutland@....com
Cc: rnayak@...eaurora.org, vivek.gautam@...eaurora.org,
sibis@...eaurora.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org
Subject: Re: [PATCH 2/2] coresight: Abort probe for missing CPU phandle
On 6/20/2019 8:53 PM, Suzuki K Poulose wrote:
>
>
>
> Please wait for Mathieu's thoughts on it. And in general I would wait
> for feedback from the people in a version, before posting another one,
> to reduce the number of respins.
>
Mathieu already said he was OK in the other thread, but I will wait for
some more feedbacks.
Thanks,
Sai
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation
Powered by blists - more mailing lists