linux-kernel - [tip:x86/cpu] x86/acpi/cstate: Add Zhaoxin processors support for cache flush policy in C3

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <tip-f8c0e061cb83bd528ff0843e717bcebc846d4838@git.kernel.org>
Date:   Sat, 22 Jun 2019 03:18:25 -0700
From:   tip-bot for Tony W Wang-oc <tipbot@...or.com>
To:     linux-tip-commits@...r.kernel.org
Cc:     TonyWWang-oc@...oxin.com, hpa@...or.com, tglx@...utronix.de,
        CooperYan@...oxin.com, gregkh@...uxfoundation.org, lenb@...nel.org,
        mingo@...nel.org, QiyuanWang@...oxin.com, HerryYang@...oxin.com,
        linux-kernel@...r.kernel.org, DavidWang@...oxin.com,
        rjw@...ysocki.net
Subject: [tip:x86/cpu] x86/acpi/cstate: Add Zhaoxin processors support for
 cache flush policy in C3

Commit-ID:  f8c0e061cb83bd528ff0843e717bcebc846d4838
Gitweb:     https://git.kernel.org/tip/f8c0e061cb83bd528ff0843e717bcebc846d4838
Author:     Tony W Wang-oc <TonyWWang-oc@...oxin.com>
AuthorDate: Tue, 18 Jun 2019 08:37:29 +0000
Committer:  Thomas Gleixner <tglx@...utronix.de>
CommitDate: Sat, 22 Jun 2019 11:45:58 +0200

x86/acpi/cstate: Add Zhaoxin processors support for cache flush policy in C3

Same as Intel, Zhaoxin MP CPUs support C3 share cache and on all
recent Zhaoxin platforms ARB_DISABLE is a nop. So set related
flags correctly in the same way as Intel does.

Signed-off-by: Tony W Wang-oc <TonyWWang-oc@...oxin.com>
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
Cc: "hpa@...or.com" <hpa@...or.com>
Cc: "gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>
Cc: "rjw@...ysocki.net" <rjw@...ysocki.net>
Cc: "lenb@...nel.org" <lenb@...nel.org>
Cc: David Wang <DavidWang@...oxin.com>
Cc: "Cooper Yan(BJ-RD)" <CooperYan@...oxin.com>
Cc: "Qiyuan Wang(BJ-RD)" <QiyuanWang@...oxin.com>
Cc: "Herry Yang(BJ-RD)" <HerryYang@...oxin.com>
Link: https://lkml.kernel.org/r/a370503660994669991a7f7cda7c5e98@zhaoxin.com

---
 arch/x86/kernel/acpi/cstate.c | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/arch/x86/kernel/acpi/cstate.c b/arch/x86/kernel/acpi/cstate.c
index a5e5484988fd..caf2edccbad2 100644
--- a/arch/x86/kernel/acpi/cstate.c
+++ b/arch/x86/kernel/acpi/cstate.c
@@ -64,6 +64,21 @@ void acpi_processor_power_init_bm_check(struct acpi_processor_flags *flags,
 		    c->x86_stepping >= 0x0e))
 			flags->bm_check = 1;
 	}
+
+	if (c->x86_vendor == X86_VENDOR_ZHAOXIN) {
+		/*
+		 * All Zhaoxin CPUs that support C3 share cache.
+		 * And caches should not be flushed by software while
+		 * entering C3 type state.
+		 */
+		flags->bm_check = 1;
+		/*
+		 * On all recent Zhaoxin platforms, ARB_DISABLE is a nop.
+		 * So, set bm_control to zero to indicate that ARB_DISABLE
+		 * is not required while entering C3 type state.
+		 */
+		flags->bm_control = 0;
+	}
 }
 EXPORT_SYMBOL(acpi_processor_power_init_bm_check);