linux-kernel - Re: [PATCH] mtd: spi-nor: add support for sst26wf016, sst26wf032 memory

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Tue, 25 Jun 2019 07:53:50 +0000
From:   <Tudor.Ambarus@...rochip.com>
To:     <Eugeniy.Paltsev@...opsys.com>, <marex@...x.de>,
        <linux-mtd@...ts.infradead.org>
CC:     <miquel.raynal@...tlin.com>, <dwmw2@...radead.org>,
        <marek.vasut@...il.com>, <linux-snps-arc@...ts.infradead.org>,
        <richard@....at>, <Alexey.Brodkin@...opsys.com>,
        <linux-kernel@...r.kernel.org>, <computersforpeace@...il.com>
Subject: Re: [PATCH] mtd: spi-nor: add support for sst26wf016, sst26wf032
 memory

Hi, Eugeniy,

On 06/24/2019 08:58 PM, Eugeniy Paltsev wrote:
> External E-Mail
> 
> 
> Hi Tudor,
> 
> On Sat, 2019-06-22 at 10:18 +0000, Tudor.Ambarus@...rochip.com wrote:
>> Hi, Eugeniy,
>>
>> On 06/07/2019 06:43 PM, Eugeniy Paltsev wrote:
>>> External E-Mail
>>>
>>>
>>> This commit adds support for the SST sst26wf016 and sst26wf032
>>> flash memory IC.
>>
>> Please specify if you tested both flashes, with 1-1-1, 1-1-2 and 1-1-4 reads.
>> Let us know which controller you used. I ask for these to be sure that we don't
>> add flashes that are broken from day one.
>>
>>> Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@...opsys.com>
>>> ---
>>>  drivers/mtd/spi-nor/spi-nor.c | 2 ++
>>>  1 file changed, 2 insertions(+)
>>>
>>> diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
>>> index 73172d7f512b..224275461a2c 100644
>>> --- a/drivers/mtd/spi-nor/spi-nor.c
>>> +++ b/drivers/mtd/spi-nor/spi-nor.c
>>> @@ -1945,6 +1945,8 @@ static const struct flash_info spi_nor_ids[] = {
>>>  	{ "sst25wf040b", INFO(0x621613, 0, 64 * 1024,  8, SECT_4K) },
>>>  	{ "sst25wf040",  INFO(0xbf2504, 0, 64 * 1024,  8, SECT_4K | SST_WRITE) },
>>>  	{ "sst25wf080",  INFO(0xbf2505, 0, 64 * 1024, 16, SECT_4K | SST_WRITE) },
>>> +	{ "sst26wf016",  INFO(0xbf2651, 0, 64 * 1024, 32, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
>>
>> I confirm that the above is correct.
>>
>>> +	{ "sst26wf032",  INFO(0xbf2622, 0, 64 * 1024, 64, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
>>
>> There are sst26wf032 flashes that don't support SPINOR_OP_READ_1_1_2 (0x3b) and
>> SPINOR_OP_READ_1_1_4 (0x6b), check
>> https://urldefense.proofpoint.com/v2/url?u=https-3A__pdf1.alldatasheet.com_datasheet-2Dpdf_view_392063_SST_SST26WF032.html&d=DwIGaQ&c=DPL6_X_6JkXFx7AXWqB0tg&r=ZlJN1MriPUTkBKCrPSx67GmaplEUGcAEk9yPtCLdUXI&m=YKOAFhTsmcxVNOmy6DO67WYZYdo6xYa7ojebIBU-K-c&s=k2yRqWlXBllfG2R2HvqTwAjGYCmvjGm9tmVYxzDg_wA&e= .
>> You
>> can't add SPI_NOR_DUAL_READ and SPI_NOR_QUAD_READ if 0x3b and 0x6b commands are
>> not supported. Check spi_nor_init_params().
> 
> Yep, thanks for pointing.
> We are using 'sst26wf016b' on HSDK devboard. I added 'sst26wf032' to make flash upgrade easier,
> but I don't check carefully enough that it has completely different control logic and not only size.
> I'd better drop 'sst26wf032' in v2 patch respin as untested. 

ok

> 
> In this setup we use "snps,dw-apb-ssi" SPI controller and we don't use dual/quad IO. Should I
> drop (SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) for "sst26wf016" in v2 respin?

We can keep them. Please specify in the commit message what was tested and say
that the flash's datasheet advertises both dual and quad reads. We will give a
benefit of a doubt to the flash manufacturer.

Thanks,
ta
> 
>>
>> Cheers,
>> ta