| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20190630082047.GD5081@ravnborg.org>
Date: Sun, 30 Jun 2019 10:20:47 +0200
From: Sam Ravnborg <sam@...nborg.org>
To: Paul Cercueil <paul@...pouillou.net>
Cc: David Airlie <airlied@...ux.ie>, Daniel Vetter <daniel@...ll.ch>,
od@...c.me, linux-kernel@...r.kernel.org,
dri-devel@...ts.freedesktop.org
Subject: Re: [PATCH 2/3] DRM: ingenic: Add support for Sharp panels
On Thu, Jun 27, 2019 at 08:21:13PM +0200, Paul Cercueil wrote:
> Add support for the LCD panels that must be driven with the
> Sharp-specific signals SPL, CLS, REV, PS.
>
> An example of such panel is the LS020B1DD01D supported by the
> panel-simple DRM panel driver.
>
> Signed-off-by: Paul Cercueil <paul@...pouillou.net>
Reviewed-by: Sam Ravnborg <sam@...nborg.org>
> ---
> drivers/gpu/drm/ingenic/ingenic-drm.c | 64 +++++++++++++++++----------
> 1 file changed, 41 insertions(+), 23 deletions(-)
>
> diff --git a/drivers/gpu/drm/ingenic/ingenic-drm.c b/drivers/gpu/drm/ingenic/ingenic-drm.c
> index 02c4788ef1c7..da966f3dc1f7 100644
> --- a/drivers/gpu/drm/ingenic/ingenic-drm.c
> +++ b/drivers/gpu/drm/ingenic/ingenic-drm.c
> @@ -166,6 +166,8 @@ struct ingenic_drm {
>
> struct ingenic_dma_hwdesc *dma_hwdesc;
> dma_addr_t dma_hwdesc_phys;
> +
> + bool panel_is_sharp;
> };
>
> static const u32 ingenic_drm_primary_formats[] = {
> @@ -283,6 +285,13 @@ static void ingenic_drm_crtc_update_timings(struct ingenic_drm *priv,
> regmap_write(priv->map, JZ_REG_LCD_DAV,
> vds << JZ_LCD_DAV_VDS_OFFSET |
> vde << JZ_LCD_DAV_VDE_OFFSET);
> +
> + if (priv->panel_is_sharp) {
> + regmap_write(priv->map, JZ_REG_LCD_PS, hde << 16 | (hde + 1));
> + regmap_write(priv->map, JZ_REG_LCD_CLS, hde << 16 | (hde + 1));
> + regmap_write(priv->map, JZ_REG_LCD_SPL, hpe << 16 | (hpe + 1));
> + regmap_write(priv->map, JZ_REG_LCD_REV, mode->htotal << 16);
> + }
> }
>
> static void ingenic_drm_crtc_update_ctrl(struct ingenic_drm *priv,
> @@ -378,11 +387,18 @@ static void ingenic_drm_encoder_atomic_mode_set(struct drm_encoder *encoder,
> {
> struct ingenic_drm *priv = drm_encoder_get_priv(encoder);
> struct drm_display_mode *mode = &crtc_state->adjusted_mode;
> - struct drm_display_info *info = &conn_state->connector->display_info;
> - unsigned int cfg = JZ_LCD_CFG_PS_DISABLE
> - | JZ_LCD_CFG_CLS_DISABLE
> - | JZ_LCD_CFG_SPL_DISABLE
> - | JZ_LCD_CFG_REV_DISABLE;
> + struct drm_connector *conn = conn_state->connector;
> + struct drm_display_info *info = &conn->display_info;
> + unsigned int cfg;
> +
> + priv->panel_is_sharp = info->bus_flags & DRM_BUS_FLAG_SHARP_SIGNALS;
> +
> + if (priv->panel_is_sharp) {
> + cfg = JZ_LCD_CFG_MODE_SPECIAL_TFT_1 | JZ_LCD_CFG_REV_POLARITY;
> + } else {
> + cfg = JZ_LCD_CFG_PS_DISABLE | JZ_LCD_CFG_CLS_DISABLE
> + | JZ_LCD_CFG_SPL_DISABLE | JZ_LCD_CFG_REV_DISABLE;
> + }
>
> if (mode->flags & DRM_MODE_FLAG_NHSYNC)
> cfg |= JZ_LCD_CFG_HSYNC_ACTIVE_LOW;
> @@ -393,24 +409,26 @@ static void ingenic_drm_encoder_atomic_mode_set(struct drm_encoder *encoder,
> if (info->bus_flags & DRM_BUS_FLAG_PIXDATA_NEGEDGE)
> cfg |= JZ_LCD_CFG_PCLK_FALLING_EDGE;
>
> - if (conn_state->connector->connector_type == DRM_MODE_CONNECTOR_TV) {
> - if (mode->flags & DRM_MODE_FLAG_INTERLACE)
> - cfg |= JZ_LCD_CFG_MODE_TV_OUT_I;
> - else
> - cfg |= JZ_LCD_CFG_MODE_TV_OUT_P;
> - } else {
> - switch (*info->bus_formats) {
> - case MEDIA_BUS_FMT_RGB565_1X16:
> - cfg |= JZ_LCD_CFG_MODE_GENERIC_16BIT;
> - break;
> - case MEDIA_BUS_FMT_RGB666_1X18:
> - cfg |= JZ_LCD_CFG_MODE_GENERIC_18BIT;
> - break;
> - case MEDIA_BUS_FMT_RGB888_1X24:
> - cfg |= JZ_LCD_CFG_MODE_GENERIC_24BIT;
> - break;
> - default:
> - break;
> + if (!priv->panel_is_sharp) {
> + if (conn->connector_type == DRM_MODE_CONNECTOR_TV) {
> + if (mode->flags & DRM_MODE_FLAG_INTERLACE)
> + cfg |= JZ_LCD_CFG_MODE_TV_OUT_I;
> + else
> + cfg |= JZ_LCD_CFG_MODE_TV_OUT_P;
> + } else {
> + switch (*info->bus_formats) {
> + case MEDIA_BUS_FMT_RGB565_1X16:
> + cfg |= JZ_LCD_CFG_MODE_GENERIC_16BIT;
> + break;
> + case MEDIA_BUS_FMT_RGB666_1X18:
> + cfg |= JZ_LCD_CFG_MODE_GENERIC_18BIT;
> + break;
> + case MEDIA_BUS_FMT_RGB888_1X24:
> + cfg |= JZ_LCD_CFG_MODE_GENERIC_24BIT;
> + break;
> + default:
> + break;
> + }
> }
> }
>
> --
> 2.21.0.593.g511ec345e18
>
> _______________________________________________
> dri-devel mailing list
> dri-devel@...ts.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/dri-devel
Powered by blists - more mailing lists