lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 1 Jul 2019 17:14:07 +0200 From: Paul Cercueil <paul@...pouillou.net> To: Lee Jones <lee.jones@...aro.org>, Jonathan Corbet <corbet@....net>, Ralf Baechle <ralf@...ux-mips.org>, Paul Burton <paul.burton@...s.com>, James Hogan <jhogan@...nel.org>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Thomas Gleixner <tglx@...utronix.de>, Daniel Lezcano <daniel.lezcano@...aro.org> Cc: Mathieu Malaterre <malat@...ian.org>, od@...c.me, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-doc@...r.kernel.org, linux-mips@...r.kernel.org, linux-clk@...r.kernel.org, Paul Cercueil <paul@...pouillou.net>, Artur Rojek <contact@...ur-rojek.eu> Subject: [PATCH v14 10/13] MIPS: qi_lb60: Reduce system timer and clocksource to 750 kHz The default clock (12 MHz) is too fast for the system timer, which fails to report time accurately. Signed-off-by: Paul Cercueil <paul@...pouillou.net> Tested-by: Mathieu Malaterre <malat@...ian.org> Tested-by: Artur Rojek <contact@...ur-rojek.eu> --- Notes: v5: New patch v6: Remove ingenic,clocksource-channel property v7-v14: No change arch/mips/boot/dts/ingenic/qi_lb60.dts | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/mips/boot/dts/ingenic/qi_lb60.dts b/arch/mips/boot/dts/ingenic/qi_lb60.dts index 76aaf8982554..01b8c917cb33 100644 --- a/arch/mips/boot/dts/ingenic/qi_lb60.dts +++ b/arch/mips/boot/dts/ingenic/qi_lb60.dts @@ -2,6 +2,7 @@ /dts-v1/; #include "jz4740.dtsi" +#include <dt-bindings/clock/ingenic,tcu.h> / { compatible = "qi,lb60", "ingenic,jz4740"; @@ -31,3 +32,9 @@ bias-disable; }; }; + +&tcu { + /* 750 kHz for the system timer and clocksource */ + assigned-clocks = <&tcu TCU_CLK_TIMER0>, <&tcu TCU_CLK_TIMER1>; + assigned-clock-rates = <750000>, <750000>; +}; -- 2.21.0.593.g511ec345e18
Powered by blists - more mailing lists