[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAL_JsqJ7iA2kPBPLxkUVYXojqB7Hv69Nv4z3qaQveH24b45Jug@mail.gmail.com>
Date: Fri, 5 Jul 2019 10:20:43 -0600
From: Rob Herring <robh+dt@...nel.org>
To: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Cc: linux-mips@...r.kernel.org, devicetree@...r.kernel.org,
John Crispin <john@...ozen.org>,
Kishon Vijay Abraham I <kishon@...com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Hauke Mehrtens <hauke@...ke-m.de>,
Paul Burton <paul.burton@...s.com>,
Ralf Baechle <ralf@...ux-mips.org>,
Mark Rutland <mark.rutland@....com>,
Martin Schiller <ms@....tdt.de>
Subject: Re: [PATCH v2 1/4] dt-bindings: phy: add binding for the Lantiq
VRX200 and ARX300 PCIe PHYs
On Thu, Jul 4, 2019 at 6:23 AM Martin Blumenstingl
<martin.blumenstingl@...glemail.com> wrote:
>
> Add the bindings for the PCIe PHY on Lantiq VRX200 and ARX300 SoCs.
> The IP block contains settings for the PHY and a PLL.
> The PLL mode is configurable through a dedicated #phy-cell in .dts.
>
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
> ---
> .../bindings/phy/lantiq,vrx200-pcie-phy.yaml | 95 +++++++++++++++++++
> .../dt-bindings/phy/phy-lantiq-vrx200-pcie.h | 11 +++
> 2 files changed, 106 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/phy/lantiq,vrx200-pcie-phy.yaml
> create mode 100644 include/dt-bindings/phy/phy-lantiq-vrx200-pcie.h
Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists