lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 10 Jul 2019 02:20:16 +0800 From: Chuanhong Guo <gch981213@...il.com> To: linux-clk@...r.kernel.org (open list:COMMON CLK FRAMEWORK), devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@...r.kernel.org (open list), linux-mips@...r.kernel.org (open list:MIPS), devel@...verdev.osuosl.org (open list:STAGING SUBSYSTEM) Cc: Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Ralf Baechle <ralf@...ux-mips.org>, Paul Burton <paul.burton@...s.com>, James Hogan <jhogan@...nel.org>, John Crispin <john@...ozen.org>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Weijie Gao <hackpascal@...il.com>, NeilBrown <neil@...wn.name>, Chuanhong Guo <gch981213@...il.com> Subject: [PATCH 3/5] dt: bindings: add mt7621-pll dt binding documentation This commit adds device tree binding documentation for MT7621 PLL controller. Signed-off-by: Chuanhong Guo <gch981213@...il.com> --- .../bindings/clock/mediatek,mt7621-pll.txt | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/mediatek,mt7621-pll.txt diff --git a/Documentation/devicetree/bindings/clock/mediatek,mt7621-pll.txt b/Documentation/devicetree/bindings/clock/mediatek,mt7621-pll.txt new file mode 100644 index 000000000000..05c15062cd20 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/mediatek,mt7621-pll.txt @@ -0,0 +1,19 @@ +Binding for Mediatek MT7621 PLL controller + +The PLL controller provides the 2 main clocks of the SoC: CPU and BUS. + +Required Properties: +- compatible: has to be "mediatek,mt7621-pll" +- #clock-cells: has to be one + +Optional properties: +- clock-output-names: should be "cpu", "bus" + +Example: + pll { + compatible = "mediatek,mt7621-pll", "syscon"; + + #clock-cells = <1>; + clock-output-names = "cpu", "bus"; + }; + -- 2.21.0
Powered by blists - more mailing lists