lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20190716135810.GA6839@blackbox.Home>
Date:   Tue, 16 Jul 2019 08:58:10 -0500
From:   Aníbal Limón <anibal.limon@...aro.org>
To:     linux-kernel@...r.kernel.org
Cc:     Aniket Masule <amasule@...eaurora.org>,
        Rajendra Nayak <rnayak@...eaurora.org>,
        bjorn.andersson@...aro.org, nicolas.dechesne@...aro.org
Subject: Re: [PATCH v3] arm64: dts: sdm845: Add video nodes

On Fri, Jul 12, 2019 at 02:55:48PM +0530, Rajendra Nayak wrote:
> 
> 
> On 7/2/2019 5:42 PM, Aniket Masule wrote:
> > From: Malathi Gottam <mgottam@...eaurora.org>
> > 
> > This adds video nodes to sdm845 based on the examples
> > in the bindings.
> > 
> > Signed-off-by: Malathi Gottam <mgottam@...eaurora.org>
> > Co-developed-by: Aniket Masule <amasule@...eaurora.org>
> > Signed-off-by: Aniket Masule <amasule@...eaurora.org>
> 
> Reviewed-by: Rajendra Nayak <rnayak@...eaurora.org>
Tested-by: Aníbal Limón <anibal.limon@...aro.org>
> 
> > ---
> >   arch/arm64/boot/dts/qcom/sdm845.dtsi | 30 ++++++++++++++++++++++++++++++
> >   1 file changed, 30 insertions(+)
> > 
> > diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi
> > index fcb9330..f3cd94f 100644
> > --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi
> > +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi
> > @@ -1893,6 +1893,36 @@
> >   			};
> >   		};
> > +		video-codec@...0000 {
> > +			compatible = "qcom,sdm845-venus";
> > +			reg = <0 0x0aa00000 0 0xff000>;
> > +			interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
> > +			power-domains = <&videocc VENUS_GDSC>;
> > +			clocks = <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>,
> > +				 <&videocc VIDEO_CC_VENUS_AHB_CLK>,
> > +				 <&videocc VIDEO_CC_VENUS_CTL_AXI_CLK>;
> > +			clock-names = "core", "iface", "bus";
> > +			iommus = <&apps_smmu 0x10a0 0x8>,
> > +				 <&apps_smmu 0x10b0 0x0>;
> > +			memory-region = <&venus_mem>;
> > +
> > +			video-core0 {
> > +				compatible = "venus-decoder";
> > +				clocks = <&videocc VIDEO_CC_VCODEC0_CORE_CLK>,
> > +					 <&videocc VIDEO_CC_VCODEC0_AXI_CLK>;
> > +				clock-names = "core", "bus";
> > +				power-domains = <&videocc VCODEC0_GDSC>;
> > +			};
> > +
> > +			video-core1 {
> > +				compatible = "venus-encoder";
> > +				clocks = <&videocc VIDEO_CC_VCODEC1_CORE_CLK>,
> > +					 <&videocc VIDEO_CC_VCODEC1_AXI_CLK>;
> > +				clock-names = "core", "bus";
> > +				power-domains = <&videocc VCODEC1_GDSC>;
> > +			};
> > +		};
> > +
> >   		videocc: clock-controller@...0000 {
> >   			compatible = "qcom,sdm845-videocc";
> >   			reg = <0 0x0ab00000 0 0x10000>;
> > 
> 
> -- 
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
> of Code Aurora Forum, hosted by The Linux Foundation

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ