[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <MWHPR2201MB1277B5AFF0A7D2CAB84D39B6C1C90@MWHPR2201MB1277.namprd22.prod.outlook.com>
Date: Wed, 17 Jul 2019 15:58:10 +0000
From: Paul Burton <paul.burton@...s.com>
To: Vladimir Kondratiev <vladimir.kondratiev@...ux.intel.com>
CC: Ralf Baechle <ralf@...ux-mips.org>,
Paul Burton <pburton@...ecomp.com>,
James Hogan <jhogan@...nel.org>,
"linux-mips@...r.kernel.org" <linux-mips@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Vladimir Kondratiev <vladimir.kondratiev@...ux.intel.com>,
"linux-mips@...r.kernel.org" <linux-mips@...r.kernel.org>
Subject: Re: [PATCH] mips: fix cacheinfo
Hello,
Vladimir Kondratiev wrote:
> Because CONFIG_OF defined for MIPS, cacheinfo attempts to fill information
> from DT, ignoring data filled by architecture routine. This leads to error
> reported
>
> cacheinfo: Unable to detect cache hierarchy for CPU 0
>
> Way to fix this provided in
> commit fac51482577d ("drivers: base: cacheinfo: fix x86 with
> CONFIG_OF enabled")
>
> Utilize same mechanism to report that cacheinfo set by architecture
> specific function
>
> Signed-off-by: Vladimir Kondratiev <vladimir.kondratiev@...ux.intel.com>
Applied to mips-fixes.
Thanks,
Paul
[ This message was auto-generated; if you believe anything is incorrect
then please email paul.burton@...s.com to report it. ]
Powered by blists - more mailing lists