linux-kernel - Re: [PATCH 5/7] dt-bindings: timer: renesas, cmt: Update R-Car Gen3 CMT1 usage

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20190724111316.nrkfzeh4e7nwdtau@verge.net.au>
Date:   Wed, 24 Jul 2019 13:13:16 +0200
From:   Simon Horman <horms@...ge.net.au>
To:     Magnus Damm <magnus.damm@...il.com>
Cc:     linux-kernel@...r.kernel.org, mark.rutland@....com,
        devicetree@...r.kernel.org, geert+renesas@...der.be,
        daniel.lezcano@...aro.org, linux-renesas-soc@...r.kernel.org,
        robh+dt@...nel.org, tglx@...utronix.de
Subject: Re: [PATCH 5/7] dt-bindings: timer: renesas, cmt: Update R-Car Gen3
 CMT1 usage

On Thu, Jul 18, 2019 at 08:45:11PM +0900, Magnus Damm wrote:
> From: Magnus Damm <damm+renesas@...nsource.se>
> 
> The R-Car Gen3 SoCs so far come with a total for 4 on-chip CMT devices:
>  - CMT0
>  - CMT1
>  - CMT2
>  - CMT3
> 
> CMT0 includes two rather basic 32-bit timer channels. The rest of the on-chip
> CMT devices support 48-bit counters and have 8 channels each.
> 
> Based on the data sheet information "CMT2/3 are exactly same as CMT1"
> it seems that CMT2 and CMT3 now use the CMT1 compat string in the DTSI.
> 
> Clarify this in the DT binding documentation by describing R-Car Gen3 and
> RZ/G2 CMT1 as "48-bit CMT devices".
> 
> Signed-off-by: Magnus Damm <damm+renesas@...nsource.se>
> Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
> Reviewed-by: Rob Herring <robh@...nel.org>

Reviewed-by: Simon Horman <horms+renesas@...ge.net.au>