[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20190728140817.12509-1-daniel.baluta@nxp.com>
Date: Sun, 28 Jul 2019 17:08:17 +0300
From: Daniel Baluta <daniel.baluta@....com>
To: shawnguo@...nel.org
Cc: s.hauer@...gutronix.de, festevam@...il.com, linux-imx@....com,
l.stach@...gutronix.de, ccaione@...libre.com, abel.vesa@....com,
baruch@...s.co.il, andrew.smirnov@...il.com,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, shengjiu.wang@....com,
angus@...ea.ca, Daniel Baluta <daniel.baluta@....com>
Subject: [PATCH] arm64: dts: imx8mq-evk: Unbypass audio_pll1
Making audio_pll1 parent of audio_pll1_bypass, will allow
setting rates multiple of 8000 for children.
After unbypass clk hierarchy looks like this:
* osc_25m
* audio_pll1
* audio_pll1_bypass
* audio_pll1_out
* sai2
* sai2_root_clk
Signed-off-by: Daniel Baluta <daniel.baluta@....com>
---
arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
index e3df9b8cd9ca..05958124f173 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
@@ -118,9 +118,9 @@
&sai2 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_sai2>;
- assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;
- assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
- assigned-clock-rates = <24576000>;
+ assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1_BYPASS>, <&clk IMX8MQ_CLK_SAI2>;
+ assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL1_OUT>;
+ assigned-clock-rates = <0>, <24576000>;
status = "okay";
};
--
2.17.1
Powered by blists - more mailing lists