[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f02604c5-dbea-e64e-cfb7-3a002b0da9a6@cogentembedded.com>
Date: Mon, 5 Aug 2019 11:06:24 +0300
From: Sergei Shtylyov <sergei.shtylyov@...entembedded.com>
To: Christoph Hellwig <hch@....de>, iommu@...ts.linux-foundation.org
Cc: Shawn Anastasio <shawn@...stas.io>,
Michael Ellerman <mpe@...erman.id.au>,
Russell King <linux@...linux.org.uk>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Robin Murphy <robin.murphy@....com>,
Paul Burton <paul.burton@...s.com>,
James Hogan <jhogan@...nel.org>, linuxppc-dev@...ts.ozlabs.org,
linux-mips@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/2] MIPS: remove support for DMA_ATTR_WRITE_COMBINE
Hello!
On 05.08.2019 11:01, Christoph Hellwig wrote:
> Mips uses the KSEG1 kernel memory segment do map dma coherent
MIPS. s/do/to/?
> allocations for n
on-coherent devices as uncachable, and does not have
Uncacheable?
> any kind of special support for DMA_ATTR_WRITE_COMBINE in the allocation
> path. Thus supporting DMA_ATTR_WRITE_COMBINE in dma_mmap_attrs will
> lead to multiple mappings with different caching attributes.
>
> Fixes: 8c172467be36 ("MIPS: Add implementation of dma_map_ops.mmap()")
> Signed-off-by: Christoph Hellwig <hch@....de>
[...]
MBR, Sergei
Powered by blists - more mailing lists