[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <5687851a-2cdb-95a2-708f-30f6c14ba817@linaro.org>
Date: Wed, 7 Aug 2019 10:04:01 +0200
From: Daniel Lezcano <daniel.lezcano@...aro.org>
To: Paul Walmsley <paul.walmsley@...ive.com>,
Atish Patra <atish.patra@....com>
Cc: linux-kernel@...r.kernel.org, Alan Kao <alankao@...estech.com>,
Albert Ou <aou@...s.berkeley.edu>,
Anup Patel <anup.patel@....com>, devicetree@...r.kernel.org,
Enrico Weigelt <info@...ux.net>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Johan Hovold <johan@...nel.org>,
linux-riscv@...ts.infradead.org,
Mark Rutland <mark.rutland@....com>,
Palmer Dabbelt <palmer@...ive.com>,
Rob Herring <robh+dt@...nel.org>,
Thomas Gleixner <tglx@...utronix.de>
Subject: Re: [PATCH v4 1/4] RISC-V: Remove per cpu clocksource
On 06/08/2019 23:37, Paul Walmsley wrote:
> On Fri, 2 Aug 2019, Atish Patra wrote:
>
>> There is only one clocksource in RISC-V. The boot cpu initializes
>> that clocksource. No need to keep a percpu data structure.
>>
>> Signed-off-by: Atish Patra <atish.patra@....com>
>
> Thanks, queued for v5.3-rc4.
Please, in the future wait for my:
Acked-by: Daniel Lezcano <daniel.lezcano@...aro.org>
--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
Powered by blists - more mailing lists