[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190807151229.GA16432@infradead.org>
Date: Wed, 7 Aug 2019 08:12:30 -0700
From: Christoph Hellwig <hch@...radead.org>
To: Alexandre Ghiti <alex@...ti.fr>
Cc: Christoph Hellwig <hch@...radead.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] riscv: kbuild: add virtual memory system selection
On Wed, Aug 07, 2019 at 09:04:40AM +0200, Alexandre Ghiti wrote:
> I took a look at how x86 deals with 5-level page table: it allows to handle
> 5-level and 4-level at runtime by folding the last page table level (cf
> Documentation/x86/x86_64/5level-paging.rst). So we might want to be able to
> do the same and deal with that at runtime.
Yes, following the X86_5LEVEL model is the right thing.
Powered by blists - more mailing lists