[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190813153707.GA8686@lst.de>
Date: Tue, 13 Aug 2019 17:37:07 +0200
From: "hch@....de" <hch@....de>
To: Atish Patra <Atish.Patra@....com>
Cc: "hch@....de" <hch@....de>,
"paul.walmsley@...ive.com" <paul.walmsley@...ive.com>,
"palmer@...ive.com" <palmer@...ive.com>,
"linux-mm@...ck.org" <linux-mm@...ck.org>,
Damien Le Moal <Damien.LeMoal@....com>,
"linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 16/17] riscv: clear the instruction cache and all
registers when booting
On Mon, Jul 01, 2019 at 09:26:18PM +0000, Atish Patra wrote:
> That means it should be done for S-mode as well. Right ?
For S-mode the bootloader/sbi should take care of it.
Powered by blists - more mailing lists