[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190819060904.GA4841@zn.tnic>
Date: Mon, 19 Aug 2019 08:09:04 +0200
From: Borislav Petkov <bp@...en8.de>
To: Christoph Hellwig <hch@....de>
Cc: paul.walmsley@...ive.com, palmer@...ive.com,
linux-riscv@...ts.infradead.org, linux-edac@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] riscv: move sifive_l2_cache.c to drivers/soc
On Sun, Aug 18, 2019 at 10:29:35AM +0200, Christoph Hellwig wrote:
> The sifive_l2_cache.c is in no way related to RISC-V architecture
> memory management. It is a little stub driver working around the fact
> that the EDAC maintainers prefer their drivers to be structured in a
> certain way
That changed recently so I guess we can do the per-IP block driver after
all, if people would still prefer it.
Thx.
--
Regards/Gruss,
Boris.
Good mailing practices for 400: avoid top-posting and trim the reply.
Powered by blists - more mailing lists