lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d737fed1-541b-d0ba-c5cb-629da114d22a@oracle.com>
Date:   Mon, 26 Aug 2019 09:34:01 -0400
From:   Boris Ostrovsky <boris.ostrovsky@...cle.com>
To:     Borislav Petkov <bp@...en8.de>,
        Mihai Carabas <mihai.carabas@...cle.com>
Cc:     linux-kernel@...r.kernel.org, ashok.raj@...el.com,
        konrad.wilk@...cle.com, patrick.colp@...cle.com,
        kanth.ghatraju@...cle.com, Jon.Grimm@....com,
        Thomas.Lendacky@....com
Subject: Re: [PATCH 2/2] x86/microcode/intel: Issue the revision updated
 message only on the BSP

On 8/24/19 4:53 AM, Borislav Petkov wrote:
> From: Borislav Petkov <bp@...e.de>
> Date: Sat, 24 Aug 2019 10:01:53 +0200
>
> ... in order to not pollute dmesg with a line for each updated microcode
> engine.
>
> Signed-off-by: Borislav Petkov <bp@...e.de>
> Cc: Ashok Raj <ashok.raj@...el.com>
> Cc: Boris Ostrovsky <boris.ostrovsky@...cle.com>
> Cc: "H. Peter Anvin" <hpa@...or.com>
> Cc: Ingo Molnar <mingo@...hat.com>
> Cc: Jon Grimm <Jon.Grimm@....com>
> Cc: kanth.ghatraju@...cle.com
> Cc: konrad.wilk@...cle.com
> Cc: Mihai Carabas <mihai.carabas@...cle.com>
> Cc: patrick.colp@...cle.com
> Cc: Thomas Gleixner <tglx@...utronix.de>
> Cc: Tom Lendacky <thomas.lendacky@....com>
> Cc: x86-ml <x86@...nel.org>
> ---
>  arch/x86/kernel/cpu/microcode/intel.c | 5 +++--


AMD too?


-boris

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ