lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f54e1c98-e2db-2c63-4bd9-d1576f94937b@microchip.com>
Date:   Tue, 27 Aug 2019 13:22:26 +0000
From:   <Razvan.Stefanescu@...rochip.com>
To:     <andrew@...n.ch>
CC:     <Woojung.Huh@...rochip.com>, <UNGLinuxDriver@...rochip.com>,
        <vivien.didelot@...il.com>, <f.fainelli@...il.com>,
        <davem@...emloft.net>, <netdev@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 3/4] net: dsa: microchip: fix interrupt mask



On 27/08/2019 15:51, Andrew Lunn wrote:
> 
> On Tue, Aug 27, 2019 at 12:31:09PM +0300, Razvan Stefanescu wrote:
>> Global Interrupt Mask Register comprises of Lookup Engine (LUE) Interrupt
>> Mask (bit 31) and GPIO Pin Output Trigger and Timestamp Unit Interrupt
>> Mask (bit 29).
>>
>> This corrects LUE bit.
> 
> Hi Razvan
> 
> Is this a fix? Something that should be back ported to old kernels?

Hello,

During testing I did not observed any issues with the old value. So I am 
not sure how the switch is affected by the incorrect setting.

Maybe maintainers will be able to make a better assessment if this needs 
back-porting. And I will be happy to do it if it is necessary.

Best regards,
Razvan

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ