lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20190905193020.14707-1-tony.luck@intel.com>
Date:   Thu,  5 Sep 2019 12:30:16 -0700
From:   Tony Luck <tony.luck@...el.com>
To:     Peter Zijlstra <peterz@...radead.org>
Cc:     Tony Luck <tony.luck@...el.com>,
        Gayatri Kammela <gayatri.kammela@...el.com>,
        Rahul Tanwar <rahul.tanwar@...ux.intel.com>, x86@...nel.org,
        linux-kernel@...r.kernel.org
Subject: [PATCH 0/4] New Intel CPU model numbers

I'm going to be more aggressive about pushing new CPU model
numbers into <asm/intel-family.h>. Basically as soon as Intel
talks publicly about some new model and I have the model
number, then I'll post the update.

Changes to the rest of the kernel will follow at the
pace of the various groups that have model specific
code ready to be made public.

This series has just the model numbers for Tiger Lake and
Elkhart Lake. The new Airmont variant also comes with a
patch of other spots in the kernel that need updates.

Gayatri Kammela (2):
  x86/cpu: Add Tiger Lake to Intel family
  x86/cpu: Add Elkhart Lake to Intel family

Rahul Tanwar (2):
  x86/cpu: Add new Airmont variant to Intel family
  x86/cpu: Update init data for new Airmont CPU model

 arch/x86/include/asm/intel-family.h | 5 +++++
 arch/x86/kernel/cpu/common.c        | 1 +
 arch/x86/kernel/cpu/intel.c         | 1 +
 arch/x86/kernel/tsc_msr.c           | 5 +++++
 4 files changed, 12 insertions(+)

-- 
2.20.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ