lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.21.1909071628420.1902@nanos.tec.linutronix.de>
Date:   Sat, 7 Sep 2019 16:29:19 +0200 (CEST)
From:   Thomas Gleixner <tglx@...utronix.de>
To:     Chris Wilson <chris@...is-wilson.co.uk>
cc:     Linus Torvalds <torvalds@...ux-foundation.org>,
        Linux List Kernel Mailing <linux-kernel@...r.kernel.org>,
        Bandan Das <bsd@...hat.com>
Subject: Re: Linux 5.3-rc7

On Sat, 7 Sep 2019, Chris Wilson wrote:
> Quoting Linus Torvalds (2019-09-02 18:28:26)
> > Bandan Das:
> >       x86/apic: Include the LDR when clearing out APIC registers
> 
> Apologies if this is known already, I'm way behind on email.
> 
> I've bisected
> 
> [   18.693846] smpboot: CPU 0 is now offline
> [   19.707737] smpboot: Booting Node 0 Processor 0 APIC 0x0
> [   29.707602] smpboot: do_boot_cpu failed(-1) to wakeup CPU#0
> 
> https://intel-gfx-ci.01.org/tree/drm-tip/igt@perf_pmu@cpu-hotplug.html
> 
> to 558682b52919. (Reverts cleanly and fixes the problem.)
> 
> I'm guessing that this is also behind the suspend failures, missing
> /dev/cpu/0/msr, and random perf_event_open() failures we have observed
> in our CI since -rc7 across all generations of Intel cpus.

So is this on bare metal or in a VM?

Thanks,

	tglx

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ