[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20190918050041.A9387218AE@mail.kernel.org>
Date: Tue, 17 Sep 2019 22:00:40 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Eugen.Hristev@...rochip.com, alexandre.belloni@...tlin.com,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, mturquette@...libre.com
Cc: Nicolas.Ferre@...rochip.com, Eugen.Hristev@...rochip.com
Subject: Re: [PATCH] clk: at91: allow 24 Mhz clock as input for PLL
Quoting Eugen.Hristev@...rochip.com (2019-09-10 23:39:20)
> From: Eugen Hristev <eugen.hristev@...rochip.com>
>
> The PLL input range needs to be able to allow 24 Mhz crystal as input
> Update the range accordingly in plla characteristics struct
>
> Signed-off-by: Eugen Hristev <eugen.hristev@...rochip.com>
> ---
Applied to clk-next
Powered by blists - more mailing lists