[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20191007121204.GI7150@dragon>
Date: Mon, 7 Oct 2019 20:12:05 +0800
From: Shawn Guo <shawnguo@...nel.org>
To: Anson Huang <Anson.Huang@....com>
Cc: robh+dt@...nel.org, mark.rutland@....com, s.hauer@...gutronix.de,
kernel@...gutronix.de, festevam@...il.com, leonard.crestez@....com,
daniel.lezcano@...aro.org, ping.bai@....com, daniel.baluta@....com,
jun.li@....com, l.stach@...gutronix.de, abel.vesa@....com,
andrew.smirnov@...il.com, angus@...ea.ca, ccaione@...libre.com,
agx@...xcpu.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Linux-imx@....com
Subject: Re: [PATCH 1/3] arm64: dts: imx8mq: Use correct clock for usdhc's
ipg clk
On Thu, Sep 19, 2019 at 01:05:57PM +0800, Anson Huang wrote:
> On i.MX8MQ, usdhc's ipg clock is from IMX8MQ_CLK_IPG_ROOT,
> assign it explicitly instead of using IMX8MQ_CLK_DUMMY.
>
> Signed-off-by: Anson Huang <Anson.Huang@....com>
Fixes tag?
Shawn
> ---
> arch/arm64/boot/dts/freescale/imx8mq.dtsi | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi
> index fd42bee..e2c95ad 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi
> @@ -850,7 +850,7 @@
> "fsl,imx7d-usdhc";
> reg = <0x30b40000 0x10000>;
> interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
> - clocks = <&clk IMX8MQ_CLK_DUMMY>,
> + clocks = <&clk IMX8MQ_CLK_IPG_ROOT>,
> <&clk IMX8MQ_CLK_NAND_USDHC_BUS>,
> <&clk IMX8MQ_CLK_USDHC1_ROOT>;
> clock-names = "ipg", "ahb", "per";
> @@ -867,7 +867,7 @@
> "fsl,imx7d-usdhc";
> reg = <0x30b50000 0x10000>;
> interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
> - clocks = <&clk IMX8MQ_CLK_DUMMY>,
> + clocks = <&clk IMX8MQ_CLK_IPG_ROOT>,
> <&clk IMX8MQ_CLK_NAND_USDHC_BUS>,
> <&clk IMX8MQ_CLK_USDHC2_ROOT>;
> clock-names = "ipg", "ahb", "per";
> --
> 2.7.4
>
Powered by blists - more mailing lists