[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20191008221837.13067-1-logang@deltatee.com>
Date: Tue, 8 Oct 2019 16:18:34 -0600
From: Logan Gunthorpe <logang@...tatee.com>
To: linux-kernel@...r.kernel.org, iommu@...ts.linux-foundation.org,
Joerg Roedel <joro@...tes.org>
Cc: Kit Chow <kchow@...aio.com>, Logan Gunthorpe <logang@...tatee.com>
Subject: [PATCH 0/3] AMD IOMMU Changes for NTB
Hi,
Please find the following patches which help support
Non-Transparent-Bridge (NTB) devices on AMD platforms with the IOMMU
enabled.
The first patch implements dma_map_resource() correctly with the AMD
IOMMU. This is required for correct functioning of ntb_transport which
uses that interface.
The second two patches add support for multiple PCI aliases. NTB
hardware will normally send TLPs from a range of requestor IDs to
facilitate routing the responses back to the correct requestor on the
other side of the bridge. To support this, NTB hardware registers a
number of PCI aliases. Currently the AMD IOMMU only allows for one
PCI alias so TLPs from the other aliases get rejected.
See commit ad281ecf1c7d ("PCI: Add DMA alias quirk for Microsemi
Switchtec NTB") for more information on this.
Similar patches were upstreamed for Intel hardware earlier this year:
commit 21d5d27c042d ("iommu/vt-d: Implement dma_[un]map_resource()")
commit 3f0c625c6ae7 ("iommu/vt-d: Allow interrupts from the entire bus
for aliased devices")
Thanks,
Logan
--
Kit Chow (1):
iommu/amd: Implement dma_[un]map_resource()
Logan Gunthorpe (2):
iommu/amd: Support multiple PCI DMA aliases in device table
iommu/amd: Support multiple PCI DMA aliases in IRQ Remapping
drivers/iommu/amd_iommu.c | 198 +++++++++++++++++++-------------
drivers/iommu/amd_iommu_types.h | 2 +-
2 files changed, 120 insertions(+), 80 deletions(-)
--
2.20.1
Powered by blists - more mailing lists