lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6d11cb32-65e8-30c6-48a0-fffeac94090c@microchip.com>
Date:   Wed, 23 Oct 2019 21:22:11 +0000
From:   <Tudor.Ambarus@...rochip.com>
To:     <jethro@...tanix.com>, <marek.vasut@...il.com>,
        <dwmw2@...radead.org>, <computersforpeace@...il.com>,
        <miquel.raynal@...tlin.com>, <richard@....at>, <vigneshr@...com>,
        <allison@...utok.net>, <tglx@...utronix.de>, <info@...ux.net>,
        <mika.westerberg@...ux.intel.com>, <linux-mtd@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 2/2] mtd: spi-nor: intel-spi: add support for Intel
 Cannon Lake SPI flash



On 09/04/2019 04:15 AM, Jethro Beekman wrote:
> External E-Mail
> 
> 
> Now that SPI flash controllers without a software sequencer are
> supported, it's trivial to add support for CNL and its PCI ID.
> 
> Values from https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/300-series-chipset-pch-datasheet-vol-2.pdf
> 
> Signed-off-by: Jethro Beekman <jethro@...tanix.com>
> ---
>  drivers/mtd/spi-nor/intel-spi-pci.c     |  5 +++++
>  drivers/mtd/spi-nor/intel-spi.c         | 11 +++++++++++
>  include/linux/platform_data/intel-spi.h |  1 +
>  3 files changed, 17 insertions(+)
> 

Applied to spi-nor/next. Thanks.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ