lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-aefb3209-29c4-46db-8cf2-e12db46d9a6e@palmer-si-x1c4>
Date:   Wed, 23 Oct 2019 15:07:10 -0700 (PDT)
From:   Palmer Dabbelt <palmer@...ive.com>
To:     Paul Walmsley <paul.walmsley@...ive.com>
CC:     alan.mikhak@...ive.com, linux-kernel@...r.kernel.org,
        linux-riscv@...ts.infradead.org, tglx@...utronix.de,
        jason@...edaemon.net, maz@...nel.org,
        Christoph Hellwig <hch@...radead.org>
Subject:     Re: [PATCH] irqchip: Skip contexts other supervisor in plic_init()

On Wed, 23 Oct 2019 11:54:54 PDT (-0700), Paul Walmsley wrote:
> + hch
>
> On Wed, 23 Oct 2019, Alan Mikhak wrote:
>
>> From: Alan Mikhak <alan.mikhak@...ive.com>
>>
>> Modify plic_init() to skip .dts interrupt contexts other
>> than supervisor external interrupt.
>
> Might be good to explain the motivation here.
>
>>
>> Signed-off-by: Alan Mikhak <alan.mikhak@...ive.com>
>> ---
>>  drivers/irqchip/irq-sifive-plic.c | 4 ++--
>>  1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/irqchip/irq-sifive-plic.c b/drivers/irqchip/irq-sifive-plic.c
>> index c72c036aea76..5f2a773d5669 100644
>> --- a/drivers/irqchip/irq-sifive-plic.c
>> +++ b/drivers/irqchip/irq-sifive-plic.c
>> @@ -251,8 +251,8 @@ static int __init plic_init(struct device_node *node,
>>  			continue;
>>  		}
>>
>> -		/* skip context holes */
>> -		if (parent.args[0] == -1)
>> +		/* skip contexts other than supervisor external interrupt */
>> +		if (parent.args[0] != IRQ_S_EXT)
>>  			continue;
>
> Will this need to change for RISC-V M-mode Linux support?
>
> https://lore.kernel.org/linux-riscv/20191017173743.5430-1-hch@lst.de/

Yes.

>
>
> - Paul

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ