lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 22 Oct 2019 17:05:46 -0700 From: Florian Fainelli <f.fainelli@...il.com> To: linux-kernel@...r.kernel.org Cc: Florian Fainelli <f.fainelli@...il.com>, Thomas Gleixner <tglx@...utronix.de>, Jason Cooper <jason@...edaemon.net>, Marc Zyngier <maz@...nel.org>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, bcm-kernel-feedback-list@...adcom.com (maintainer:BROADCOM BCM281XX/BCM11XXX/BCM216XX ARM ARCHITE...), devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@...ts.infradead.org (moderated list:BROADCOM BCM2835 ARM ARCHITECTURE), Souvik Chakravarty <Souvik.Chakravarty@....com>, Jim Quinlan <james.quinlan@...adcom.com>, Sudeep Holla <Sudeep.Holla@....com>, Thanu Rangarajan <Thanu.Rangarajan@....com> Subject: [PATCH RFC 1/2] dt-bindings: Define interrupt type for SGI interrupts In preparation for allowing drivers to use SGIs, define a new value for the first ARM GIC interrupt controller cell to take a new value to specifically designate a SGI interrupt. Signed-off-by: Florian Fainelli <f.fainelli@...il.com> --- .../devicetree/bindings/interrupt-controller/arm,gic.yaml | 2 +- include/dt-bindings/interrupt-controller/arm-gic.h | 1 + 2 files changed, 2 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml b/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml index 9a47820ef346..2d0bfcbe4933 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml @@ -58,7 +58,7 @@ properties: const: 3 description: | The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI - interrupts. + interrupts and 2 for SGI interrupts. The 2nd cell contains the interrupt number for the interrupt type. SPI interrupts are in the range [0-987]. PPI interrupts are in the diff --git a/include/dt-bindings/interrupt-controller/arm-gic.h b/include/dt-bindings/interrupt-controller/arm-gic.h index 35b6f69b7db6..2dcc394b7b6b 100644 --- a/include/dt-bindings/interrupt-controller/arm-gic.h +++ b/include/dt-bindings/interrupt-controller/arm-gic.h @@ -12,6 +12,7 @@ #define GIC_SPI 0 #define GIC_PPI 1 +#define GIC_SGI 2 /* * Interrupt specifier cell 2. -- 2.17.1
Powered by blists - more mailing lists