lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CADRPPNT8QTbnLo+Oqsqm6c04XJEvwZOaijBb0VcB2_QenjKxgg@mail.gmail.com>
Date:   Fri, 25 Oct 2019 14:27:53 -0500
From:   Li Yang <leoyang.li@....com>
To:     Geert Uytterhoeven <geert+renesas@...der.be>
Cc:     Minas Harutyunyan <hminas@...opsys.com>,
        Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        Felipe Balbi <balbi@...nel.org>, Bin Liu <b-liu@...com>,
        Jiri Kosina <trivial@...nel.org>, linux-usb@...r.kernel.org,
        lkml <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH trivial] usb: Spelling s/enpoint/endpoint/

On Fri, Oct 25, 2019 at 1:09 PM Geert Uytterhoeven
<geert+renesas@...der.be> wrote:
>
> Fix misspellings of "endpoint".

It is amazing that we have the same typo in so many different drivers. :)

>
> Signed-off-by: Geert Uytterhoeven <geert+renesas@...der.be>

Acked-by: Li Yang <leoyang.li@....com>

> ---
>  drivers/usb/dwc2/core.h             | 2 +-
>  drivers/usb/gadget/udc/fsl_qe_udc.h | 4 ++--
>  drivers/usb/gadget/udc/mv_u3d.h     | 2 +-
>  drivers/usb/musb/musb_gadget.c      | 2 +-
>  4 files changed, 5 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/usb/dwc2/core.h b/drivers/usb/dwc2/core.h
> index d08d070a0fb6f598..968e03b89d04d5d8 100644
> --- a/drivers/usb/dwc2/core.h
> +++ b/drivers/usb/dwc2/core.h
> @@ -134,7 +134,7 @@ struct dwc2_hsotg_req;
>   * @target_frame: Targeted frame num to setup next ISOC transfer
>   * @frame_overrun: Indicates SOF number overrun in DSTS
>   *
> - * This is the driver's state for each registered enpoint, allowing it
> + * This is the driver's state for each registered endpoint, allowing it
>   * to keep track of transactions that need doing. Each endpoint has a
>   * lock to protect the state, to try and avoid using an overall lock
>   * for the host controller as much as possible.
> diff --git a/drivers/usb/gadget/udc/fsl_qe_udc.h b/drivers/usb/gadget/udc/fsl_qe_udc.h
> index 2c537a904ee73950..53ca0ff7c2cbd48c 100644
> --- a/drivers/usb/gadget/udc/fsl_qe_udc.h
> +++ b/drivers/usb/gadget/udc/fsl_qe_udc.h
> @@ -333,8 +333,8 @@ struct qe_udc {
>         u32 resume_state;       /* USB state to resume*/
>         u32 usb_state;          /* USB current state */
>         u32 usb_next_state;     /* USB next state */
> -       u32 ep0_state;          /* Enpoint zero state */
> -       u32 ep0_dir;            /* Enpoint zero direction: can be
> +       u32 ep0_state;          /* Endpoint zero state */
> +       u32 ep0_dir;            /* Endpoint zero direction: can be
>                                 USB_DIR_IN or USB_DIR_OUT*/
>         u32 usb_sof_count;      /* SOF count */
>         u32 errors;             /* USB ERRORs count */
> diff --git a/drivers/usb/gadget/udc/mv_u3d.h b/drivers/usb/gadget/udc/mv_u3d.h
> index 982625b7197a0d9c..66b84f792f646bb9 100644
> --- a/drivers/usb/gadget/udc/mv_u3d.h
> +++ b/drivers/usb/gadget/udc/mv_u3d.h
> @@ -138,7 +138,7 @@ struct mv_u3d_op_regs {
>         u32     doorbell;       /* doorbell register */
>  };
>
> -/* control enpoint enable registers */
> +/* control endpoint enable registers */
>  struct epxcr {
>         u32     epxoutcr0;      /* ep out control 0 register */
>         u32     epxoutcr1;      /* ep out control 1 register */
> diff --git a/drivers/usb/musb/musb_gadget.c b/drivers/usb/musb/musb_gadget.c
> index 2cb31fc0cd601eb4..f62ffaede1abba48 100644
> --- a/drivers/usb/musb/musb_gadget.c
> +++ b/drivers/usb/musb/musb_gadget.c
> @@ -1315,7 +1315,7 @@ static int musb_gadget_dequeue(struct usb_ep *ep, struct usb_request *request)
>  }
>
>  /*
> - * Set or clear the halt bit of an endpoint. A halted enpoint won't tx/rx any
> + * Set or clear the halt bit of an endpoint. A halted endpoint won't tx/rx any
>   * data but will queue requests.
>   *
>   * exported to ep0 code
> --
> 2.17.1
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ