[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20191104164209.GC16970@lunn.ch>
Date: Mon, 4 Nov 2019 17:42:09 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Greg KH <gregkh@...uxfoundation.org>
Cc: Jack Ping CHNG <jack.ping.chng@...el.com>,
devel@...verdev.osuosl.org, linux-kernel@...r.kernel.org,
netdev@...r.kernel.org, davem@...emloft.net,
andriy.shevchenko@...el.com, mallikarjunax.reddy@...ux.intel.com,
cheol.yong.kim@...el.com
Subject: Re: [PATCH v1] staging: intel-dpa: gswip: Introduce Gigabit Ethernet
Switch (GSWIP) device driver
On Mon, Nov 04, 2019 at 01:20:09PM +0100, Greg KH wrote:
> On Mon, Nov 04, 2019 at 07:22:20PM +0800, Jack Ping CHNG wrote:
> > This driver enables the Intel's LGM SoC GSWIP block.
> > GSWIP is a core module tailored for L2/L3/L4+ data plane and QoS functions.
> > It allows CPUs and other accelerators connected to the SoC datapath
> > to enqueue and dequeue packets through DMAs.
> > Most configuration values are stored in tables such as
> > Parsing and Classification Engine tables, Buffer Manager tables and
> > Pseudo MAC tables.
>
> Why is this being submitted to staging? What is wrong with the "real"
> part of the kernel for this?
Or even, what is wrong with the current driver?
drivers/net/dsa/lantiq_gswip.c?
Jack, your patch does not seem to of made it to any of the lists. So i
cannot comment on it contents. If this is a switch driver, please
ensure you Cc: the usual suspects for switch drivers.
Andrew
Powered by blists - more mailing lists