lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <VE1PR04MB67681DD5C25A55B57A0C2F0191760@VE1PR04MB6768.eurprd04.prod.outlook.com>
Date:   Wed, 13 Nov 2019 02:48:14 +0000
From:   Qiang Zhao <qiang.zhao@....com>
To:     Rasmus Villemoes <linux@...musvillemoes.dk>,
        Leo Li <leoyang.li@....com>,
        Christophe Leroy <christophe.leroy@....fr>
CC:     "linuxppc-dev@...ts.ozlabs.org" <linuxppc-dev@...ts.ozlabs.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Scott Wood <oss@...error.net>
Subject: RE: [PATCH v4 47/47] soc: fsl: qe: remove PPC32 dependency from
 CONFIG_QUICC_ENGINE

On Fri, Nov 8, 2019 at 21:01, Rasmus Villemoes <linux@...musvillemoes.dk> wrote:

> -----Original Message-----
> From: Rasmus Villemoes <linux@...musvillemoes.dk>
> Sent: 2019年11月8日 21:01
> To: Qiang Zhao <qiang.zhao@....com>; Leo Li <leoyang.li@....com>;
> Christophe Leroy <christophe.leroy@....fr>
> Cc: linuxppc-dev@...ts.ozlabs.org; linux-arm-kernel@...ts.infradead.org;
> linux-kernel@...r.kernel.org; Scott Wood <oss@...error.net>; Rasmus
> Villemoes <linux@...musvillemoes.dk>
> Subject: [PATCH v4 47/47] soc: fsl: qe: remove PPC32 dependency from
> CONFIG_QUICC_ENGINE
> 
> There are also ARM and ARM64 based SOCs with a QUICC Engine, and the core
> QE code as well as net/wan/fsl_ucc_hdlc and tty/serial/ucc_uart has now been
> modified to not rely on ppcisms.
> 
> So extend the architectures that can select QUICC_ENGINE, and add the rather
> modest requirements of OF && HAS_IOMEM.
> 
> The core code as well as the ucc_uart driver has been tested on an LS1021A
> (arm), and it has also been tested that the QE code still works on an mpc8309
> (ppc).
> 
> Signed-off-by: Rasmus Villemoes <linux@...musvillemoes.dk>
> ---
>  drivers/soc/fsl/qe/Kconfig | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/soc/fsl/qe/Kconfig b/drivers/soc/fsl/qe/Kconfig index
> cfa4b2939992..f1974f811572 100644
> --- a/drivers/soc/fsl/qe/Kconfig
> +++ b/drivers/soc/fsl/qe/Kconfig
> @@ -5,7 +5,8 @@
> 
>  config QUICC_ENGINE
>  	bool "QUICC Engine (QE) framework support"
> -	depends on FSL_SOC && PPC32
> +	depends on OF && HAS_IOMEM
> +	depends on PPC32 || ARM || ARM64 || COMPILE_TEST
>  	select GENERIC_ALLOCATOR
>  	select CRC32
>  	help
> --
Tested-by: Qiang Zhao <qiang.zhao@....com>
Tested QE-HDLC on ARM64!

Best Regards
Qiang Zhao

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ