lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20191120115630.28116-1-maz@kernel.org>
Date:   Wed, 20 Nov 2019 11:56:30 +0000
From:   Marc Zyngier <maz@...nel.org>
To:     Thomas Gleixner <tglx@...utronix.de>
Cc:     Ben Dooks <ben.dooks@...ethink.co.uk>,
        Daode Huang <huangdaode@...ilicon.com>,
        Florian Fainelli <f.fainelli@...il.com>,
        Heyi Guo <guoheyi@...wei.com>,
        Jonathan Neuschäfer <j.neuschaefer@....net>,
        Justin Chen <justinpopo6@...il.com>,
        Lina Iyer <ilina@...eaurora.org>,
        Linus Walleij <linus.walleij@...aro.org>,
        Lokesh Vutla <lokeshvutla@...com>,
        Markus Elfring <elfring@...rs.sourceforge.net>,
        Maulik Shah <mkshah@...eaurora.org>,
        Palmer Dabbelt <palmer@...ive.com>,
        Paul Cercueil <paul@...pouillou.net>,
        Rajendra Nayak <rnayak@...eaurora.org>,
        Rasmus Villemoes <linux@...musvillemoes.dk>,
        Rob Herring <robh@...nel.org>,
        Stephen Boyd <swboyd@...omium.org>,
        Zenghui Yu <yuzenghui@...wei.com>,
        Zhou Yanjie <zhouyanjie@...o.com>,
        linux-kernel@...r.kernel.org, Jason Cooper <jason@...edaemon.net>
Subject: [GIT PULL] irqchip updates for 5.5

Hi Thomas,

Here's a large-ish irqchip update targetting 5.5.

The bulk of the changes this time are the QC PDC wakeup support that
has been brewing for longer than I care to remember, a bunch of GICv3
cleanups in preparation for the GICv4.1 code (which is 5.6 material),
a bunch of GICv4 fixes (which owe a lot to Zenghui's careful review
of the v4.1 patches), Broadcom wakeup support and a driver for
a FSL/NXP platform.

The rest is a bunch of DT updates, cleanups, fixes and other cosmetic
changes.

Please pull.

	M.

The following changes since commit d6d5df1db6e9d7f8f76d2911707f7d5877251b02:

  Linux 5.4-rc5 (2019-10-27 13:19:19 -0400)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git tags/irqchip-5.5

for you to fetch changes up to 585d1183ffeea5cbe2cd24863bbc90196d827257:

  pinctrl/sdm845: Add PDC wakeup interrupt map for GPIOs (2019-11-16 10:23:48 +0000)

----------------------------------------------------------------
irqchip updates for Linux 5.5

- Qualcomm PDC wakeup interrupt support
- Layerscape external IRQ support
- Broadcom bcm7038 PM and wakeup support
- Ingenic driver cleanup and modernization
- GICv3 ITS preparation for GICv4.1 updates
- GICv4 fixes
- Various cleanups

----------------------------------------------------------------
Ben Dooks (Codethink) (2):
      irqchip/gic-v3-its: Fix u64 to __le64 warnings
      irqchip/gic-v3: Fix __iomem warning

Daode Huang (1):
      irqchip: Remove redundant semicolon after while

Florian Fainelli (4):
      dt-bindings: Document brcm, irq-can-wake for brcm, bcm7038-l1-intc.txt
      irqchip/irq-bcm7038-l1: Enable parent IRQ if necessary
      dt-bindings: Document brcm, int-fwd-mask property for bcm7038-l1-intc
      irqchip/irq-bcm7038-l1: Support brcm,int-fwd-mask

Jonathan Neuschäfer (1):
      irqchip: Place CONFIG_SIFIVE_PLIC into the menu

Justin Chen (1):
      irqchip/irq-bcm7038-l1: Add PM support

Lina Iyer (7):
      irqdomain: Add bus token DOMAIN_BUS_WAKEUP
      of/irq: Document properties for wakeup interrupt parent
      irqchip/qcom-pdc: Update max PDC interrupts
      irqchip/qcom-pdc: Do not toggle IRQ_ENABLE during mask/unmask
      irqchip/qcom-pdc: Add irqdomain for wakeup capable GPIOs
      pinctrl/msm: Setup GPIO chip in hierarchy
      pinctrl/sdm845: Add PDC wakeup interrupt map for GPIOs

Marc Zyngier (11):
      irqchip/gic-v3-its: Free collection mapping on device teardown
      irqchip/gic-v3-its: Factor out wait_for_syncr primitive
      irqchip/gic-v3-its: Allow LPI invalidation via the DirectLPI interface
      irqchip/gic-v3-its: Make is_v4 use a TYPER copy
      irqchip/gic-v3-its: Kill its->ite_size and use TYPER copy instead
      irqchip/gic-v3-its: Kill its->device_ids and use TYPER copy instead
      irqchip/gic-v3-its: Add its_vlpi_map helpers
      irqchip/gic-v3-its: Synchronise INV command targetting a VLPI using VSYNC
      irqchip/gic-v3-its: Synchronise INT/CLEAR commands targetting a VLPI using VSYNC
      irqchip/gic-v3-its: Lock VLPI map array before translating it
      irqchip/gic-v3-its: Make vlpi_lock a spinlock

Markus Elfring (1):
      irqchip/ti-sci-inta: Use ERR_CAST inlined function instead of ERR_PTR(PTR_ERR(...))

Maulik Shah (2):
      genirq: Introduce irq_chip_get/set_parent_state calls
      irqchip/qcom-pdc: Add irqchip set/get state calls

Paul Cercueil (4):
      irqchip: ingenic: Drop redundant irq_suspend / irq_resume functions
      irqchip: ingenic: Error out if IRQ domain creation failed
      irqchip: ingenic: Get virq number from IRQ domain
      irqchip: ingenic: Alloc generic chips from IRQ domain

Rajendra Nayak (2):
      drivers: irqchip: qcom-pdc: Move to an SoC independent compatible
      dt-bindings: qcom,pdc: Add compatible for sc7180

Rasmus Villemoes (2):
      dt/bindings: Add bindings for Layerscape external irqs
      irqchip: Add support for Layerscape external interrupt lines

Zhou Yanjie (1):
      irqchip: Ingenic: Add process for more than one irq at the same time.

 .../interrupt-controller/brcm,bcm7038-l1-intc.txt  |  11 +
 .../interrupt-controller/fsl,ls-extirq.txt         |  49 ++++
 .../bindings/interrupt-controller/interrupts.txt   |  12 +
 .../bindings/interrupt-controller/qcom,pdc.txt     |   3 +-
 arch/arm/include/asm/arch_gicv3.h                  |   2 +-
 drivers/irqchip/Kconfig                            |   8 +-
 drivers/irqchip/Makefile                           |   1 +
 drivers/irqchip/irq-bcm7038-l1.c                   | 119 +++++++-
 drivers/irqchip/irq-gic-v3-its.c                   | 302 ++++++++++++++++-----
 drivers/irqchip/irq-gic-v3.c                       |   4 +-
 drivers/irqchip/irq-ingenic.c                      |  85 +++---
 drivers/irqchip/irq-ls-extirq.c                    | 197 ++++++++++++++
 drivers/irqchip/irq-ti-sci-inta.c                  |   5 +-
 drivers/irqchip/irq-zevio.c                        |   2 +-
 drivers/irqchip/qcom-pdc.c                         | 149 +++++++++-
 drivers/pinctrl/qcom/pinctrl-msm.c                 | 112 +++++++-
 drivers/pinctrl/qcom/pinctrl-msm.h                 |  14 +
 drivers/pinctrl/qcom/pinctrl-sdm845.c              |  23 +-
 include/linux/irq.h                                |   6 +
 include/linux/irqchip/arm-gic-v3.h                 |   4 +-
 include/linux/irqchip/ingenic.h                    |  14 -
 include/linux/irqdomain.h                          |   1 +
 include/linux/soc/qcom/irq.h                       |  34 +++
 kernel/irq/chip.c                                  |  44 +++
 24 files changed, 1041 insertions(+), 160 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,ls-extirq.txt
 create mode 100644 drivers/irqchip/irq-ls-extirq.c
 delete mode 100644 include/linux/irqchip/ingenic.h
 create mode 100644 include/linux/soc/qcom/irq.h

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ