linux-kernel - [PATCH V3 06/10] dt-bindings: clock: qcom: Add reset for WCSSAON

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <1574867574-2216-7-git-send-email-gokulsri@codeaurora.org>
Date:   Wed, 27 Nov 2019 20:42:50 +0530
From:   Gokul Sriram Palanisamy <gokulsri@...eaurora.org>
To:     gokulsri@...eaurora.org, sboyd@...nel.org, agross@...nel.org,
        bjorn.andersson@...aro.org, david.brown@...aro.org,
        devicetree@...r.kernel.org, jassisinghbrar@...il.com,
        linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-remoteproc@...r.kernel.org,
        mark.rutland@....com, mturquette@...libre.com, ohad@...ery.com,
        robh+dt@...nel.org, sricharan@...eaurora.org,
        nprakash@...eaurora.org
Subject: [PATCH V3 06/10] dt-bindings: clock: qcom: Add reset for WCSSAON

Add binding for WCSSAON reset required for Q6v5 reset on IPQ8074 SoC.

Signed-off-by: Gokul Sriram Palanisamy <gokulsri@...eaurora.org>
Signed-off-by: Sricharan R <sricharan@...eaurora.org>
Signed-off-by: Nikhil Prakash V <nprakash@...eaurora.org>
Acked-by: Rob Herring <robh@...nel.org>
Acked-by: Stephen Boyd <sboyd@...nel.org>
---
 include/dt-bindings/clock/qcom,gcc-ipq8074.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/include/dt-bindings/clock/qcom,gcc-ipq8074.h b/include/dt-bindings/clock/qcom,gcc-ipq8074.h
index 4de4811..04e1f57 100644
--- a/include/dt-bindings/clock/qcom,gcc-ipq8074.h
+++ b/include/dt-bindings/clock/qcom,gcc-ipq8074.h
@@ -362,5 +362,6 @@
 #define GCC_PCIE1_AXI_SLAVE_ARES		128
 #define GCC_PCIE1_AHB_ARES			129
 #define GCC_PCIE1_AXI_MASTER_STICKY_ARES	130
+#define GCC_WCSSAON_RESET			131
 
 #endif
-- 
1.9.1