[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <19694e5a-17df-608f-5db7-5da288e5e7cd@microchip.com>
Date: Wed, 27 Nov 2019 18:31:54 +0000
From: <Nicolas.Ferre@...rochip.com>
To: <andrew@...n.ch>, <mparab@...ence.com>
CC: <antoine.tenart@...tlin.com>, <davem@...emloft.net>,
<netdev@...r.kernel.org>, <f.fainelli@...il.com>,
<hkallweit1@...il.com>, <linux-kernel@...r.kernel.org>,
<dkangude@...ence.com>, <pthombar@...ence.com>,
<rmk+kernel@....linux.org.uk>
Subject: Re: [PATCH 2/3] net: macb: add support for C45 MDIO read/write
On 26/11/2019 at 15:37, Andrew Lunn wrote:
> On Tue, Nov 26, 2019 at 09:09:49AM +0000, Milind Parab wrote:
>> This patch modify MDIO read/write functions to support
>> communication with C45 PHY.
>
> I think i've asked this before, at least once, but you have not added
> it to the commit messages. Do all generations of the macb support C45?
For what I can tell from the different IP revisions that we implemented
throughout the years in Atmel then Microchip products (back to
at91rm9200 and at91sam9263), it seems yes.
The "PHY Maintenance Register" "MACB_MAN_*" was always present with the
same bits 32-28 layout (with somehow different names).
But definitively we would need to hear that from Cadence itself which
would be far better.
[..]
Best regards,
--
Nicolas Ferre
Powered by blists - more mailing lists