[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1575276957-5615-2-git-send-email-eugen.hristev@microchip.com>
Date: Mon, 2 Dec 2019 08:56:38 +0000
From: <Eugen.Hristev@...rochip.com>
To: <robh+dt@...nel.org>, <Ludovic.Desroches@...rochip.com>,
<wsa@...-dreams.de>, <linux-i2c@...r.kernel.org>,
<devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <peda@...ntia.se>
CC: <Codrin.Ciubotariu@...rochip.com>, <Nicolas.Ferre@...rochip.com>,
<Eugen.Hristev@...rochip.com>
Subject: [PATCH 2/3] i2c: at91: fix clk_offset for sama5d2
From: Eugen Hristev <eugen.hristev@...rochip.com>
In SAM9X60 datasheet, FLEX_TWI_CWGR register rescription mentions clock
offset of 3 cycles (compared to 4 in eg. SAMA5D3).
This is the same offset as in SAMA5D2.
Fixes: b00277923743 ("i2c: at91: add new platform support for sam9x60")
Suggested-by: Codrin Ciubotariu <codrin.ciubotariu@...rochip.com>
Signed-off-by: Eugen Hristev <eugen.hristev@...rochip.com>
---
drivers/i2c/busses/i2c-at91-core.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/i2c/busses/i2c-at91-core.c b/drivers/i2c/busses/i2c-at91-core.c
index e13af48..5137e62 100644
--- a/drivers/i2c/busses/i2c-at91-core.c
+++ b/drivers/i2c/busses/i2c-at91-core.c
@@ -174,7 +174,7 @@ static struct at91_twi_pdata sama5d2_config = {
static struct at91_twi_pdata sam9x60_config = {
.clk_max_div = 7,
- .clk_offset = 4,
+ .clk_offset = 3,
.has_unre_flag = true,
.has_alt_cmd = true,
.has_hold_field = true,
--
2.7.4
Powered by blists - more mailing lists