lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 16 Dec 2019 09:01:04 +0800
From:   Xu Yilum <yilun.xu@...el.com>
To:     Will Deacon <will@...nel.org>
Cc:     Wu Hao <hao.wu@...el.com>, mdf@...nel.org, mark.rutland@....com,
        linux-fpga@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-api@...r.kernel.org, atull@...nel.org,
        gregkh@...uxfoundation.org
Subject: Re: [PATCH v6 0/2] add performance reporting support to FPGA DFL
  drivers

On Mon, Dec 09, 2019 at 10:45:27AM +0800, Wu Hao wrote:
> On Mon, Nov 25, 2019 at 04:08:39PM +0800, Wu Hao wrote:
> > On Mon, Nov 25, 2019 at 08:01:28AM +0000, Will Deacon wrote:
> > > On Mon, Nov 25, 2019 at 11:34:12AM +0800, Wu Hao wrote:
> > > > Hi Will and Mark,
> > > > 
> > > > Could you please help us on review this patchset? as this patchset mainly 
> > > > introduced a new perf driver following the similar way as drivers/perf/*.
> > > 
> > > Why is it not under drivers/perf/, then?
> > 
> > Hi Will
> > 
> > Thanks for the quick response. This is one sub feature for DFL based FPGAs,
> > and we plan to put this sub feature together with others, including related
> > documentation. It only registers a standard perf pmu for its userspace
> > interfaces.
> > 
> > > 
> > > > This patchset has been submitted for a long time but didn't receive any
> > > > comment after v4. we appreciate any review comments! thanks in advance. :)
> > > 
> > > Hmm, not sure I saw the previous versions. Guessing I wasn't on cc?
> > 
> > We switched to perf API from v4, and started ccing you and Mark from v5. :)
> 
> Hi Will
> 
> Did you get a chance to look into this patchset?
> 
> Thanks
> Hao

Hi Will

Did you have time to look into this patchset? We have done review work
for FPGA part. And as a perf driver, we appreciate your comments.

Thanks
Yilun

> 
> > 
> > Thanks
> > Hao
> > 
> > > 
> > > Will

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ