linux-kernel - RE: [EXT] Re: [v11 2/2] clk: ls1028a: Add clock driver for Display output interface

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <DB7PR04MB519563398D95F64E44E795CEE2500@DB7PR04MB5195.eurprd04.prod.outlook.com>
Date:   Tue, 17 Dec 2019 07:08:36 +0000
From:   Wen He <wen.he_1@....com>
To:     Stephen Boyd <sboyd@...nel.org>, Leo Li <leoyang.li@....com>,
        Mark Rutland <mark.rutland@....com>,
        Michael Turquette <mturquette@...libre.com>,
        Michael Walle <michael@...le.cc>,
        Rob Herring <robh+dt@...nel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [EXT] Re: [v11 2/2] clk: ls1028a: Add clock driver for Display
 output interface



> -----Original Message-----
> From: Stephen Boyd <sboyd@...nel.org>
> Sent: 2019年12月17日 1:56
> To: Leo Li <leoyang.li@....com>; Mark Rutland <mark.rutland@....com>;
> Michael Turquette <mturquette@...libre.com>; Michael Walle
> <michael@...le.cc>; Rob Herring <robh+dt@...nel.org>; Wen He
> <wen.he_1@....com>; devicetree@...r.kernel.org; linux-clk@...r.kernel.org;
> linux-kernel@...r.kernel.org
> Subject: [EXT] Re: [v11 2/2] clk: ls1028a: Add clock driver for Display output
> interface
> 
> Caution: EXT Email
> 
> Quoting Michael Walle (2019-12-12 16:06:16)
> > Am 12. Dezember 2019 23:18:16 MEZ schrieb Stephen Boyd
> <sboyd@...nel.org>:
> > >Quoting Wen He (2019-12-04 23:26:53)
> > >> Add clock driver for QorIQ LS1028A Display output interfaces(LCD,
> > >DPHY),
> > >> as implemented in TSMC CLN28HPM PLL, this PLL supports the
> > >programmable
> > >> integer division and range of the display output pixel clock's
> > >27-594MHz.
> > >>
> > >> Signed-off-by: Wen He <wen.he_1@....com>
> > >> Signed-off-by: Michael Walle <michael@...le.cc>
> > >
> > >Is Michael the author? SoB chain is backwards here.
> >
> > the original driver was from Wen. I've just supplied some code and the
> > vco frequency stuff. so its basically a sob of us both.
> >
> > -michael
> 
> Ok. That's a Co-developed-by: tag then. Thanks for letting us know.

The v12 version patch was sent out.
Does need I change the author sign to below?

Co-developed-by: Wen He <wen.he_1@....com>
Signed-off-by: Wen He <wen.he_1@....com>
Co-developed-by: Michael Walle <michael.@...le.cc>
Signed-off-by: Michael Walle <michael.@...le.cc>
Signed-off-by: Wen He <wen.he_1@....com>

Best Regards,
Wen