[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20191229025922.46899-1-samuel@sholland.org>
Date: Sat, 28 Dec 2019 20:59:19 -0600
From: Samuel Holland <samuel@...lland.org>
To: Maxime Ripard <mripard@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-sunxi@...glegroups.com,
Samuel Holland <samuel@...lland.org>
Subject: [PATCH 0/3] A64/H3/H6 R_CCU clock fixes
Hi all,
I was examining the H6 BSP clock driver[1] for guidance when porting an
AR100 firmware[2] to the H6 SoC. I found some inconsistencies between
that code and the sunxi-ng driver.
I don't have a good way to verify the first patch. Someone with an
oscilloscope could set the divider and check the I2C/RSB frequency.
Patch 2 should have no functional change.
Patch 3 was verified by benchmarking. Details are in the commit message.
[1]: https://github.com/Allwinner-Homlet/H6-BSP4.9-linux
[2]: https://github.com/crust-firmware/crust
Samuel Holland (3):
clk: sunxi-ng: sun8i-r: Fix divider on APB0 clock
clk: sunxi-ng: h6-r: Simplify R_APB1 clock definition
clk: sunxi-ng: h6-r: Fix AR100/R_APB2 parent order
drivers/clk/sunxi-ng/ccu-sun50i-h6-r.c | 16 +++-------------
drivers/clk/sunxi-ng/ccu-sun8i-r.c | 21 +++------------------
2 files changed, 6 insertions(+), 31 deletions(-)
--
2.23.0
Powered by blists - more mailing lists