lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Tue, 31 Dec 2019 09:28:37 +0000
From:   James Tai <james.tai@...ltek.com>
To:     Andreas Färber <afaerber@...e.de>,
        "linux-realtek-soc@...ts.infradead.org" 
        <linux-realtek-soc@...ts.infradead.org>
CC:     Mark Rutland <mark.rutland@....com>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Rob Herring <robh+dt@...nel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>
Subject: RE: [PATCH 08/14] ARM: dts: rtd1195: Add UART resets

> Associate the UART nodes with the corresponding reset controller bits.
> 
> Signed-off-by: Andreas Färber <afaerber@...e.de>
> ---
>  v1: From RTD1195 v4 series
> 
>  arch/arm/boot/dts/rtd1195.dtsi | 3 +++
>  1 file changed, 3 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/rtd1195.dtsi b/arch/arm/boot/dts/rtd1195.dtsi
> index 886845e52205..09acb99083c1 100644
> --- a/arch/arm/boot/dts/rtd1195.dtsi
> +++ b/arch/arm/boot/dts/rtd1195.dtsi
> @@ -8,6 +8,7 @@
>  /memreserve/ 0x17fff000 0x00001000;
> 
>  #include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/reset/realtek,rtd1195.h>
> 
>  / {
>  	compatible = "realtek,rtd1195";
> @@ -179,6 +180,7 @@
>  		reg = <0x800 0x400>;
>  		reg-shift = <2>;
>  		reg-io-width = <4>;
> +		resets = <&iso_reset RTD1195_ISO_RSTN_UR0>;
>  		clock-frequency = <27000000>;
>  		status = "disabled";
>  	};
> @@ -190,6 +192,7 @@
>  		reg = <0x200 0x100>;
>  		reg-shift = <2>;
>  		reg-io-width = <4>;
> +		resets = <&reset2 RTD1195_RSTN_UR1>;
>  		clock-frequency = <27000000>;
>  		status = "disabled";
>  	};
> --
> 2.16.4
> 
> 
Acked-by: James Tai <james.tai@...ltek.com>

Powered by blists - more mailing lists