lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Fri, 03 Jan 2020 11:07:01 +0100
From:   Philipp Zabel <p.zabel@...gutronix.de>
To:     Dilip Kota <eswara.kota@...ux.intel.com>,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Cc:     robh@...nel.org, martin.blumenstingl@...glemail.com,
        cheol.yong.kim@...el.com, chuanhua.lei@...ux.intel.com,
        qi-ming.wu@...el.com
Subject: Re: [PATCH v6 2/2] reset: intel: Add system reset controller driver

On Fri, 2020-01-03 at 18:00 +0800, Dilip Kota wrote:
> Add driver for the reset controller present on Intel
> Gateway SoCs for performing reset management of the
> devices present on the SoC. Driver also registers a
> reset handler to peform the entire device reset.
> 
> Signed-off-by: Dilip Kota <eswara.kota@...ux.intel.com>
> ---
> Changes on v6:
> 	Address review comments
> 	 Define structures xrx200_data and lgm_data as static const
> 	 Remove timer as parameter for intel_set_clr_bits()
> 	Correct the alignments during restart_nb structure field assignments

Thank you, both applied to reset/next.

regards
Philipp

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ