[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAJF2gTRd=PmNAj3T-_pD-k4x7aOgzRr54h_J-HCqUjLvVNCoTg@mail.gmail.com>
Date: Mon, 6 Jan 2020 11:32:53 +0800
From: Guo Ren <guoren@...nel.org>
To: Alan Kao <alankao@...estech.com>
Cc: linux-arch <linux-arch@...r.kernel.org>, aou@...s.berkeley.edu,
Guo Ren <ren_guo@...ky.com>, Arnd Bergmann <arnd@...db.de>,
Atish Patra <atish.patra@....com>,
Anup Patel <Anup.Patel@....com>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-csky@...r.kernel.org, vincent.chen@...ive.com,
Palmer Dabbelt <palmer@...belt.com>, zong.li@...ive.com,
Paul Walmsley <paul.walmsley@...ive.com>,
greentime.hu@...ive.com, linux-riscv@...ts.infradead.org,
Bin Meng <bmeng.cn@...il.com>
Subject: Re: [PATCH 2/2] riscv: Add vector ISA support
Let's talk about libc abi for sigcontext and our cpu has the vector
features, so we need start the work to support stress-test.
I think it's the same to andes, because andes also announced the
vector processor. The linux and libc are only small part of vector
ISA, let's work together :)
On Mon, Jan 6, 2020 at 10:45 AM Alan Kao <alankao@...estech.com> wrote:
>
> Hi Guo,
>
> On Sun, Jan 05, 2020 at 10:52:15AM +0800, guoren@...nel.org wrote:
> > From: Guo Ren <ren_guo@...ky.com>
> >
> > The implementation follow the RISC-V "V" Vector Extension draft v0.8 with
> > 128bit-vlen and it's based on linux-5.5-rc4.
> >
>
> According to https://lkml.org/lkml/2019/11/22/2169, in which Paul has stated
> that "we plan to only accept patches for new modules or extensions that have
> been frozen or ratified by the RISC-V Foundation."
>
> Is v0.8 ratified enough for now?
>
>
--
Best Regards
Guo Ren
ML: https://lore.kernel.org/linux-csky/
Powered by blists - more mailing lists