lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20200106030704.D68E121582@mail.kernel.org>
Date:   Sun, 05 Jan 2020 19:07:04 -0800
From:   Stephen Boyd <sboyd@...nel.org>
To:     Eugen.Hristev@...rochip.com, alexandre.belloni@...tlin.com,
        mturquette@...libre.com
Cc:     Nicolas.Ferre@...rochip.com, linux-clk@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        Eugen.Hristev@...rochip.com
Subject: Re: [PATCH] clk: at91: sam9x60: fix programmable clock prescaler

Quoting Eugen.Hristev@...rochip.com (2019-12-10 03:25:19)
> From: Eugen Hristev <eugen.hristev@...rochip.com>
> 
> The prescaler works as parent rate divided by (PRES + 1) (is_pres_direct == 1)
> It does not work in the way of parent rate shifted to the right by (PRES + 1),
> which means division by 2^(PRES + 1) (is_pres_direct == 0)
> Thus is_pres_direct must be enabled for this SoC, to make the right computation.
> This field was added in
> commit 45b06682113b ("clk: at91: fix programmable clock for sama5d2")
> SAM9X60 has the same field as SAMA5D2 in the PCK
> 
> Fixes: 01e2113de9a5 ("clk: at91: add sam9x60 pmc driver")
> Signed-off-by: Eugen Hristev <eugen.hristev@...rochip.com>
> ---

Applied to clk-next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ