| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20200116173453.427267-1-alexandre.belloni@bootlin.com>
Date: Thu, 16 Jan 2020 18:34:52 +0100
From: Alexandre Belloni <alexandre.belloni@...tlin.com>
To: linux-arm-kernel@...ts.infradead.org
Cc: Nicolas Ferre <nicolas.ferre@...rochip.com>,
linux-kernel@...r.kernel.org,
Alexandre Belloni <alexandre.belloni@...tlin.com>
Subject: [PATCH 1/2] ARM: dts: at91: at91sam9n12: properly order shdwc node
The shdwc node is not at is correct place, order it properly
Signed-off-by: Alexandre Belloni <alexandre.belloni@...tlin.com>
---
arch/arm/boot/dts/at91sam9n12.dtsi | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm/boot/dts/at91sam9n12.dtsi b/arch/arm/boot/dts/at91sam9n12.dtsi
index ea675174432e..d6eacb2e3792 100644
--- a/arch/arm/boot/dts/at91sam9n12.dtsi
+++ b/arch/arm/boot/dts/at91sam9n12.dtsi
@@ -396,6 +396,12 @@ rstc@...ffe00 {
clocks = <&clk32k>;
};
+ shdwc@...ffe10 {
+ compatible = "atmel,at91sam9x5-shdwc";
+ reg = <0xfffffe10 0x10>;
+ clocks = <&clk32k>;
+ };
+
pit: timer@...ffe30 {
compatible = "atmel,at91sam9260-pit";
reg = <0xfffffe30 0xf>;
@@ -403,12 +409,6 @@ pit: timer@...ffe30 {
clocks = <&mck>;
};
- shdwc@...ffe10 {
- compatible = "atmel,at91sam9x5-shdwc";
- reg = <0xfffffe10 0x10>;
- clocks = <&clk32k>;
- };
-
sckc@...ffe50 {
compatible = "atmel,at91sam9x5-sckc";
reg = <0xfffffe50 0x4>;
--
2.24.1
Powered by blists - more mailing lists