lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 20 Jan 2020 16:30:58 +0000 From: Bryan O'Donoghue <bryan.odonoghue@...aro.org> To: linux-arm-msm@...r.kernel.org, linux-usb@...r.kernel.org, gregkh@...uxfoundation.org, jackp@...eaurora.org, balbi@...nel.org, bjorn.andersson@...aro.org Cc: linux-kernel@...r.kernel.org, Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org>, Jorge Ramirez-Ortiz <jorge.ramirez.ortiz@...il.com>, Bryan O'Donoghue <bryan.odonoghue@...aro.org> Subject: [PATCH v2 01/19] dt-bindings: phy: remove qcom-dwc3-usb-phy From: Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org> This binding is not used by any driver. Signed-off-by: Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org> Cc: Jorge Ramirez-Ortiz <jorge.ramirez.ortiz@...il.com> Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@...aro.org> --- .../bindings/phy/qcom-dwc3-usb-phy.txt | 37 ------------------- 1 file changed, 37 deletions(-) delete mode 100644 Documentation/devicetree/bindings/phy/qcom-dwc3-usb-phy.txt diff --git a/Documentation/devicetree/bindings/phy/qcom-dwc3-usb-phy.txt b/Documentation/devicetree/bindings/phy/qcom-dwc3-usb-phy.txt deleted file mode 100644 index a1697c27aecd..000000000000 --- a/Documentation/devicetree/bindings/phy/qcom-dwc3-usb-phy.txt +++ /dev/null @@ -1,37 +0,0 @@ -Qualcomm DWC3 HS AND SS PHY CONTROLLER --------------------------------------- - -DWC3 PHY nodes are defined to describe on-chip Synopsis Physical layer -controllers. Each DWC3 PHY controller should have its own node. - -Required properties: -- compatible: should contain one of the following: - - "qcom,dwc3-hs-usb-phy" for High Speed Synopsis PHY controller - - "qcom,dwc3-ss-usb-phy" for Super Speed Synopsis PHY controller -- reg: offset and length of the DWC3 PHY controller register set -- #phy-cells: must be zero -- clocks: a list of phandles and clock-specifier pairs, one for each entry in - clock-names. -- clock-names: Should contain "ref" for the PHY reference clock - -Optional clocks: - "xo" External reference clock - -Example: - phy@...f8800 { - compatible = "qcom,dwc3-hs-usb-phy"; - reg = <0x100f8800 0x30>; - clocks = <&gcc USB30_0_UTMI_CLK>; - clock-names = "ref"; - #phy-cells = <0>; - - }; - - phy@...f8830 { - compatible = "qcom,dwc3-ss-usb-phy"; - reg = <0x100f8830 0x30>; - clocks = <&gcc USB30_0_MASTER_CLK>; - clock-names = "ref"; - #phy-cells = <0>; - - }; -- 2.25.0
Powered by blists - more mailing lists