[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <cover.1579890793.git.gayatri.kammela@intel.com>
Date: Fri, 24 Jan 2020 10:50:21 -0800
From: Gayatri Kammela <gayatri.kammela@...el.com>
To: platform-driver-x86@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, vishwanath.somayaji@...el.com,
dvhart@...radead.org, mika.westerberg@...el.com,
peterz@...radead.org, charles.d.prestopine@...el.com,
Gayatri Kammela <gayatri.kammela@...el.com>,
Srinivas Pandruvada <srinivas.pandruvada@...el.com>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
David Box <david.e.box@...el.com>
Subject: [PATCH v1 0/7] platform/x86: intel_pmc_core: Add debugfs entries
Hi,
Tiger Lake platform supports 8 sub-states/low power modes of S0ix. Add
debugfs entries to pmc_core driver to access low power mode registers
and residencies.
Patch 1: Add debugfs entry to access sub-state residencies
Patch 2: Add debugfs entry for low power mode status registers
Patch 3: Refactor the driver by removing redundant code
Patch 4: Remove slp_s0 attributes from tgl_reg_map
Patch 5: Add an additional parameter to pmc_core_lpm_display_map()
Patch 6: Dump low power status registers on an S0ix.y failure
Patch 7: Add debugfs support to access live status registers
Gayatri Kammela (7):
platform/x86: intel_pmc_core: Add debugfs entry to access sub-state
residencies
platform/x86: intel_pmc_core: Add debugfs entry for low power mode
status registers
platform/x86: intel_pmc_core: Refactor the driver by removing
redundant code
platform/x86: intel_pmc_core: Remove slp_s0 attributes from
tgl_reg_map
platform/x86: intel_pmc_core: Add an additional parameter to
pmc_core_lpm_display()
platform/x86: intel_pmc_core: Dump low power status registers on an
S0ix.y failure
platform/x86: intel_pmc_core: Add debugfs support to access live
status registers
drivers/platform/x86/intel_pmc_core.c | 301 +++++++++++++++++++++++---
drivers/platform/x86/intel_pmc_core.h | 28 +++
2 files changed, 302 insertions(+), 27 deletions(-)
Cc: Srinivas Pandruvada <srinivas.pandruvada@...el.com>
Cc: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Cc: David Box <david.e.box@...el.com>
--
2.17.1
Powered by blists - more mailing lists