[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <bfaf3336a54b4f70bb4e12f1936c20c9@AcuMS.aculab.com>
Date: Wed, 29 Jan 2020 15:14:05 +0000
From: David Laight <David.Laight@...LAB.COM>
To: 'Hans de Goede' <hdegoede@...hat.com>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
CC: Thomas Gleixner <tglx@...utronix.de>,
vipul kumar <vipulk0511@...il.com>,
Daniel Lezcano <daniel.lezcano@...aro.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Stable <stable@...r.kernel.org>,
"Srikanth Krishnakar" <Srikanth_Krishnakar@...tor.com>,
Cedric Hombourger <Cedric_Hombourger@...tor.com>,
"x86@...nel.org" <x86@...nel.org>, Len Brown <len.brown@...el.com>,
Vipul Kumar <vipul_kumar@...tor.com>
Subject: RE: [v3] x86/tsc: Unset TSC_KNOWN_FREQ and TSC_RELIABLE flags on
Intel Bay Trail SoC
From: Hans de Goede
> Sent: 29 January 2020 14:28
...
> > Btw, why we are mentioning 20 / 6 and 28 / 6 when arithmetically
> > it's the same as 10 / 3 and 14 / 3?
>
> I copied the BYT values from Thomas' email and I guess he did not
> get around to simplifying them, I'll use the simplified versions
> for my patch.
If those multiplier/divider values came from either official docs or
hardware registers I'd not simplify them.
David
-
Registered Address Lakeside, Bramley Road, Mount Farm, Milton Keynes, MK1 1PT, UK
Registration No: 1397386 (Wales)
Powered by blists - more mailing lists